BLF2425M7L140; BLF2425M7LS140

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

Product data sheet

Rev. 3 — 6 September 2012

2 of 11

NXP Semiconductors

BLF2425M7L(S)140

Power LDMOS transistor

2.

Pinning information

[1]

Connected to flange.

3.

Ordering information

4.

Limiting values

5.

Thermal characteristics

Table 2.

Pinning

Pin

Description

Simplified outline

Graphic symbol

BLF2425M7L140 (SOT502A)

1drain

2gate

3source

[1]

BLF2425M7LS140 (SOT502B)

1drain

2gate

3source

[1]

3

2

1

sym112

1

3

2

3

2

1

sym112

1

3

2

Table 3.

Ordering information

Type number

Package

Name Description

Version

BLF2425M7L140

-

flanged ceramic package; 2 mounting holes; 2 leads

SOT502A

BLF2425M7LS140

-

earless flanged ceramic package; 2 leads

SOT502B

Table 4.

Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol

Parameter

Conditions

Min

Max

Unit

drain-source voltage

-

65

V

gate-source voltage

0.5

+13

V

storage temperature

65

-

C

junction temperature

-

225

C

Table 5.

Thermal characteristics

Symbol

Parameter

Conditions

Typ

Unit

thermal resistance from junction to case

0.28

K/W