INTEDG datasheet(220/478 Pages) MICROCHIP

220 / 478 page

PIC16(L)F1946/47

DS41414D-page 220

 2010-2012 Microchip Technology Inc.

23.3

PWM Overview

Pulse-Width Modulation (PWM) is a scheme that

provides power to a load by switching quickly between

fully on and fully off states. The PWM signal resembles

a square wave where the high portion of the signal is

considered the on state and the low portion of the signal

is considered the off state. The high portion, also known

as the pulse width, can vary in time and is defined in

steps. A larger number of steps applied, which

lengthens the pulse width, also supplies more power to

the load. Lowering the number of steps applied, which

shortens the pulse width, supplies less power. The

PWM period is defined as the duration of one complete

cycle or the total amount of on and off time combined.

PWM resolution defines the maximum number of steps

that can be present in a single PWM period. A higher

resolution allows for more precise control of the pulse

width time and in turn the power that is applied to the

load.

The term duty cycle describes the proportion of the on

time to the off time and is expressed in percentages,

where 0% is fully off and 100% is fully on. A lower duty

cycle corresponds to less power applied and a higher

duty cycle corresponds to more power applied.

Figure 23-3 shows a typical waveform of the PWM

signal.

23.3.1

STANDARD PWM OPERATION

The standard PWM function described in this section is

available and identical for CCP modules ECCP1,

ECCP2, ECCP3, CCP4 and CCP5.

The standard PWM mode generates a Pulse-Width

modulation (PWM) signal on the CCPx pin with up to 10

bits of resolution. The period, duty cycle, and resolution

are controlled by the following registers:

•PRx registers

•TxCON registers

• CCPRxL registers

• CCPxCON registers

Figure 23-4 shows a simplified block diagram of PWM

operation.

FIGURE 23-3:

CCP PWM OUTPUT SIGNAL

FIGURE 23-4:

SIMPLIFIED PWM BLOCK

DIAGRAM

Note 1:

The corresponding TRIS bit must be

cleared to enable the PWM output on the

CCPx pin.

Clearing the CCPxCON register will

relinquish control of the CCPx pin.

Period

Pulse Width

TMRx = 0

TMRx = CCPRxH:CCPxCON<5:4>

TMRx = PRx

CCPRxL

CCPRxH(2) (Slave)

Comparator

TMRx

PRx

(1)

Duty Cycle Registers

CCPxCON<5:4>

Clear Timer,

toggle CCPx pin and

latch duty cycle

Note 1:

The 8-bit timer TMRx register is concatenated

with the 2-bit internal system clock (FOSC), or

2 bits of the prescaler, to create the 10-bit time

base.

In PWM mode, CCPRxH is a read-only register.

TRIS

CCPx

Comparator

INTEDG Datasheet(PDF) 220 Page - Microchip Technology

INTEDG Datasheet(HTML) 220 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL