Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Mexican  ▼
ALLDATASHEET.COM.MX

X  

RM0312 Datasheet(PDF) 149 Page - STMicroelectronics

No. de pieza RM0312
Descripción Electrónicos  STM8TL5xxx microcontroller family
PDF  275 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  STMICROELECTRONICS [STMicroelectronics]
Página de inicio  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

RM0312 Datasheet(HTML) 149 Page - STMicroelectronics

Back Button RM0312 Datasheet HTML 145Page - STMicroelectronics RM0312 Datasheet HTML 146Page - STMicroelectronics RM0312 Datasheet HTML 147Page - STMicroelectronics RM0312 Datasheet HTML 148Page - STMicroelectronics RM0312 Datasheet HTML 149Page - STMicroelectronics RM0312 Datasheet HTML 150Page - STMicroelectronics RM0312 Datasheet HTML 151Page - STMicroelectronics RM0312 Datasheet HTML 152Page - STMicroelectronics RM0312 Datasheet HTML 153Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 149 / 275 page
background image
DocID022352 Rev 3
149/275
RM0312
16-bit general purpose timer (TIM2/TIM3)
170
17.7.7
Status register 2 (TIMx_SR2)
Address offset: 0x06
Reset value: 0x00
Bit 1 CC1IF: Capture/Compare 1 interrupt flag
– If channel CC1 is configured as output:
This flag is set by hardware when the counter matches the compare value. It is cleared by software.
0: No match.
1: The content of the counter TIMx_CNT has matched the content of the TIMx_CCR1 register.
– If channel CC1 is configured as input:
This bit is set by hardware on a capture. It is cleared by software or by reading the TIMx_CCR1L
register.
0: No input capture occurred.
1: The counter value has been captured in TIMx_CCR1 register (An edge has been detected on IC1
which matches the selected polarity).
Bit 0 UIF: Update interrupt flag
This bit is set by hardware on an update event. It is cleared by software.
0: No update occurred.
1: Update interrupt pending. This bit is set by hardware when the registers are updated:
– At overflow if UDIS=0 in the TIMx_CR1 register.
– When CNT is re-initialized by software using the UG bit in TIMx_EGR register, if URS=0 and
UDIS=0 in the TIMx_CR1 register.
7
654
3210
Reserved
CC2OF
CC1OF
Reserved
rc_w0
rc_w0
Bits 7:3 Reserved
Bit 2 CC2OF: Capture/Compare 2 overcapture flag
Refer to CC1OF description
Bit 1 CC1OF: Capture/Compare 1 overcapture flag
This flag is set by hardware only when the corresponding channel is configured in input capture
mode. It is cleared by software by writing it to ‘0’.
0: No overcapture has been detected.
1: The counter value has been captured in TIMx_CCR1 register while CC1IF flag was already set
Bit 0 Reserved



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com