Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Mexican  ▼
ALLDATASHEET.COM.MX

X  

LP2975 Datasheet(PDF) 13 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
No. de pieza LP2975
Descripción Electrónicos  MOSFET LDO Driver/Controller
PDF  19 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  NSC [National Semiconductor (TI)]
Página de inicio  http://www.national.com
Logo NSC - National Semiconductor (TI)

LP2975 Datasheet(HTML) 13 Page - National Semiconductor (TI)

Back Button LP2975 Datasheet HTML 9Page - National Semiconductor (TI) LP2975 Datasheet HTML 10Page - National Semiconductor (TI) LP2975 Datasheet HTML 11Page - National Semiconductor (TI) LP2975 Datasheet HTML 12Page - National Semiconductor (TI) LP2975 Datasheet HTML 13Page - National Semiconductor (TI) LP2975 Datasheet HTML 14Page - National Semiconductor (TI) LP2975 Datasheet HTML 15Page - National Semiconductor (TI) LP2975 Datasheet HTML 16Page - National Semiconductor (TI) LP2975 Datasheet HTML 17Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 19 page
background image
Application Hints (Continued)
R
EQ = (R2 x 24k) / (R2 + 24k)
It follows that the output voltage will be:
V
OUT =1.24[(R1/REQ)+1]
Some important considerations for an adjustable design:
The tolerance of the internal 24 k
Ω resistor is about ±20%.
Also, its temperature coefficient is almost certainly different
than the TC of the external resistor that is used for R2.
For these reasons, it is recommended that R2 be set at a
value that is not greater than 1.2k. In this way, the value of
R2 will dominate R
EQ, and the tolerance and TC of the inter-
nal 24k resistor will have a negligible effect on output voltage
accuracy.
To determine the value for R1:
R1=R
EQ [(VOUT / 1.24) − 1]
External Capacitors (Adjustable Application)
All information in the previous section
EXTERNAL CAPACI-
TORS applies to the adjustable application with the excep-
tion of how to select the value of the feed-forward capacitor.
The feed-forward capacitor C
C in the adjustable application
(see Typical Application Circuit) performs exactly the same
function as described in the previous section
FEEDFOR-
WARD CAPACITOR. However, because R1 is user-
selected, a different formula must be used to determine the
value of C
C:
C
C =1/(2 π xR1xfzf)
As stated previously, the optimal frequency at which to place
the zero f
zf is usually between 5 kHz and 50 kHz.
OPTIMIZING DESIGN STABILITY
Because the LP2975 can be used with a variety of different
applications, there is no single set of components that are
best suited to every design. This section provides informa-
tion which will enable the designer to select components that
optimize stability (phase margin) for a specific application.
Gate Capacitance
An important consideration of a design is to identify the fre-
quency of the pole which results from the capacitance of the
Gate of the FET (this pole will be referred to as f
pg). As fpg
gets closer to the loop crossover frequency, the phase mar-
gin is reduced. Information will now be provided to allow the
total Gate capacitance to be calculated so that f
pg can be ap-
proximated.
The first step in calculating fp is to determine how much ef-
fective Gate capacitance (C
EFF) is present. The formula for
calculating C
EFF is:
C
EFF =CGS +CGD [1+Gm (RL / / ESR) ]
Where:
C
GS is the Gate-to-Source capacitance, which is found
from the values (refer to FET data sheet for values of C
ISS
and C
RSS):
C
GS =CISS −CRSS
G
GD is the Gate-to-Drain capacitance, which is equal to:
C
GD =CRSS
G
m is the transconductance of the FET. The FET data
sheet specifies forward transconductance (G
fs)
at some
value of drain current (defined as I
D). To find Gm at the de-
sired value of load current (defined as I
L), use the formula:
G
m =Gfs x(IL /ID)
1/2
Where:
R
L is the load resistance.
ESR is the equivalent series resistance of the output ca-
pacitor.
The term R
L / / ESR is defined as:
(R
L xESR)/(RL + ESR)
It can be seen from these equations that C
EFF varies with RL.
To get the worst-case (maximum) value for C
EFF, use the
maximum value of load current, which also means the mini-
mum value of load resistance R
L. It should be noted that in
most cases, the ESR is the dominant term which determines
the value of R
L / / ESR.
Gate Capacitance Pole Frequency (f
pg)
The pole frequency resulting from the Gate capacitance
C
EFF is defined as fpg and can be approximated from:
f
pg 0.16 / (RO xCEFF)
Where:
R
O is the output impedance of the LP2975 Gate pin which
drives the Gate of the FET. It is important to note that R
O is
a function of input supply voltage (see graph
GATE PIN
OUTPUT IMPEDANCE). As shown, the minimum value of
R
O is about 550Ω @ VIN = 24V, increasing to about 1.55 kΩ
@ V
IN =3V.
Using the equation for f
pg, a family of curves are provided
showing how f
pg varies with CEFF for several values of RO
(see graph
fpg vs. CEFF):
Gate Pin Output Impedance
DS100034-20
f
pg vs. CEFF
DS100034-21
www.national.com
13



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com