| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
SPC560P34L1 Datasheet(PDF) 7 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
SPC560P34L1 Datasheet(HTML) 7 Page - STMicroelectronics |
|
7 / 103 page ![]() SPC560P34L1, SPC560P34L3, SPC560P40L1, SPC560P40L3 Introduction Doc ID 16100 Rev 7 7/103 1 Introduction 1.1 Document overview This document provides electrical specifications, pin assignments, and package diagrams for the SPC560P34/40 series of microcontroller units (MCUs). It also describes the device features and highlights important electrical and physical characteristics. For functional characteristics, refer to the device reference manual. 1.2 Description This 32-bit system-on-chip (SoC) automotive microcontroller family is the latest achievement in integrated automotive application controllers. It belongs to an expanding range of automotive-focused products designed to address chassis applications— specifically, electrical hydraulic power steering (EHPS) and electric power steering (EPS)— as well as airbag applications. This family is one of a series of next-generation integrated automotive microcontrollers based on the Power Architecture technology. The advanced and cost-efficient host processor core of this automotive controller family complies with the Power Architecture embedded category. It operates at speeds of up to 64 MHz and offers high performance processing optimized for low power consumption. It capitalizes on the available development infrastructure of current Power Architecture devices and is supported with software drivers, operating systems and configuration code to assist with users implementations. 1.3 Device comparison Table 2 provides a summary of different members of the SPC560P34/SPC560P40 family and their features—relative to full-featured version—to enable a comparison among the family members and an understanding of the range of functionality offered within this family. Table 2. SPC560P34/SPC560P40 device comparison Feature SPC560P34 Full-featured SPC560P40 Full-featured Code flash memory (with ECC) 192 KB 256 KB Data flash memory / EE option (with ECC) 64 KB SRAM (with ECC) 12 KB 20 KB Processor core 32-bit e200z0h Instruction set VLE (variable length encoding) CPU performance 0–64 MHz FMPLL (frequency-modulated phase-locked loop) module 1 INTC (interrupt controller) channels 120 PIT (periodic interrupt timer) 1 (with four 32-bit timers) |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |