STM32L062T8 datasheet(32/118 Pages) STMICROELECTRONICS

32 / 118 page

Functional overview

STM32L062x8

32/118

DocID025937 Rev 8

3.18.2

Low-power Timer (LPTIM)

The low-power timer has an independent clock and is running also in Stop mode if it is

clocked by LSE, LSI or an external clock. It is able to wakeup the devices from Stop mode.

This low-power timer supports the following features:

•

16-bit up counter with 16-bit autoreload register

•

16-bit compare register

•

Configurable output: pulse, PWM

•

Continuous / one shot mode

•

Selectable software / hardware input trigger

•

Selectable clock source

–

Internal clock source: LSE, LSI, HSI or APB clock

–

External clock source over LPTIM input (working even with no internal clock

source running, used by the Pulse Counter Application)

•

Programmable digital glitch filter

•

Encoder mode

3.18.3

Basic timer (TIM6)

This timer can be used as a generic 16-bit timebase. It is mainly used for DAC trigger

generation.

3.18.4

SysTick timer

This timer is dedicated to the OS, but could also be used as a standard downcounter. It is

based on a 24-bit downcounter with autoreload capability and a programmable clock

source. It features a maskable system interrupt generation when the counter reaches ‘0’.

3.18.5

Independent watchdog (IWDG)

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is

clocked from an independent 37 kHz internal RC and, as it operates independently of the

main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog

to reset the device when a problem occurs, or as a free-running timer for application timeout

management. It is hardware- or software-configurable through the option bytes. The counter

can be frozen in debug mode.

3.18.6

Window watchdog (WWDG)

The window watchdog is based on a 7-bit downcounter that can be set as free-running. It

can be used as a watchdog to reset the device when a problem occurs. It is clocked from

the main clock. It has an early warning interrupt capability and the counter can be frozen in

debug mode.

STM32L062T8 Datasheet(PDF) 32 Page - STMicroelectronics

STM32L062T8 Datasheet(HTML) 32 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL