WM8232 datasheet(21/141 Pages) CIRRUS

21 / 141 page

WM8232

Rev 4.6

OVERALL SIGNAL FLOW SUMMARY

Figure 16 represents the processing of the video signal through the WM8232.

VRESET

VVRLC

CDS = 1

CDS = 0

VRLCEN=0

250mV*(DAC[7:0]-127.5)/127.5

analog

See parametrics for

DAC voltages.

digital

ADC BLOCK

PGA

BLOCK

OFFSET DAC

BLOCK

INPUT

SAMPLING

BLOCK

VIN is IN*

VRESET is VIN sampled during reset clamp

VRLC is voltage applied to VRLC/VBIAS pin

VIN

APGA gain

A= 0.6+0.3*AGAIN[4:0]

INPUT

INVERT

BLOCK

V1=V1 if PGAFS = 1

V1= -V1 if PGAFS = 0

Offset

DAC

RLC

DAC

VRLCEN=1

16bits

Figure 16 Overall Signal Flow

The INPUT SAMPLING BLOCK produces an effective input voltage V1. For CDS, this is the

difference between the input video level VIN and the input reset level VRESET. For non-CDS this is the

difference between the input video level VIN and the voltage on the VRLC/VBIAS pin, VVRLC, optionally

set via the RLC DAC.

The OFFSET DAC BLOCK then adds the amount of fine offset adjustment required to move the black

level of the input signal towards 0V, producing V2.

The PGA BLOCK then amplifies the white level of the input signal to maximise the ADC range,

outputting voltage V3.

The ADC BLOCK then converts the analogue signal, V3, to a 16-bit unsigned digital output, D1.

WM8232 Datasheet(PDF) 21 Page - Cirrus Logic

WM8232 Datasheet(HTML) 21 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL