Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Mexican  ▼
ALLDATASHEET.COM.MX

X  

MMA8652FC Datasheet(PDF) 54 Page - NXP Semiconductors

No. de pieza MMA8652FC
Descripción Electrónicos  MMA8652FC, 3-Axis, 12-bit, Digital Accelerometer
PDF  65 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  NXP [NXP Semiconductors]
Página de inicio  http://www.nxp.com
Logo NXP - NXP Semiconductors

MMA8652FC Datasheet(HTML) 54 Page - NXP Semiconductors

Back Button MMA8652FC Datasheet HTML 50Page - NXP Semiconductors MMA8652FC Datasheet HTML 51Page - NXP Semiconductors MMA8652FC Datasheet HTML 52Page - NXP Semiconductors MMA8652FC Datasheet HTML 53Page - NXP Semiconductors MMA8652FC Datasheet HTML 54Page - NXP Semiconductors MMA8652FC Datasheet HTML 55Page - NXP Semiconductors MMA8652FC Datasheet HTML 56Page - NXP Semiconductors MMA8652FC Datasheet HTML 57Page - NXP Semiconductors MMA8652FC Datasheet HTML 58Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 54 / 65 page
background image
MMA8652FC
Sensors
54
Freescale Semiconductor, Inc.
6.12.2
0x2B: CTRL_REG2 System Control 2 register
CTRL_REG2 register is used to enable Self-Test, Software Reset, and Auto-SLEEP. In addition, it enables you to configure the
SLEEP and WAKE mode power scheme selection (oversampling modes).
When the reset bit is enabled, all registers are reset and are loaded with default values. Writing ‘1’ to the RST bit immediately
resets the device, no matter whether it is in ACTIVE/WAKE, ACTIVE/SLEEP, or STANDBY mode.
The I2C communication system is reset to avoid accidental corrupted data access.
At the end of the boot process the RST bit is deasserted to 0. Reading this bit will return a value of zero.
The (S)MODS[1:0] bits select which Oversampling mode is to be used, as shown in Table 100. The Oversampling modes are
available in both WAKE Mode MOD[1:0] and also in the SLEEP Mode SMOD[1:0].
Table 98. 0x2B CTRL_REG2 register (Read/Write)
Back to Register Address Map
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
ST
RST
0
SMODS1
SMODS0
SLPE
MODS1
MODS0
Table 99. CTRL_REG2 register
Bit(s)
Field
Description
7ST
Self-Test Enable
Activates the self-test function.
• When ST is set, the X, Y, and Z outputs will shift.
0 Self-Test disabled (default)
1 Self-Test enabled
6RST
Software Reset
RST bit is used to activate the software reset.
• The reset mechanism is enabled in both STANDBY and ACTIVE modes.
0 Device reset disabled (default)
1 Device reset enabled.
50
4–3
SMODS[1:0]
SLEEP mode power scheme selection
See Table 100 and Table 101
00 (default)
2SLPE
Auto-SLEEP enable
0 Auto-SLEEP is not enabled (default)
1 Auto-SLEEP is enabled.
1–0
MODS[1:0]
ACTIVE mode power scheme selection
See Table 100 and Table 101
00 (default)
Table 100. (S)MODS Oversampling modes
(S)MODS1
(S)MODS0
Power Mode
00
Normal
0
1
Low Noise Low Power
1
0
High Resolution
1
1
Low Power



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com