ADC32RF83 datasheet(37/138 Pages) TI

37 / 138 page

IQ 3 GSPS

N/2

ADC

NCO 2,

16 Bits

3 GSPS

IQ data, 3 GSPS

RX1 IQ Output

GPIO

SYSREF

RX2 IQ Output

NCO 1,

16 Bits

NCO 3,

16 Bits

NCO 4,

16 Bits

RX1 Real Output

Wideband IQ Output

2,3

Wideband Real Output

RX2 Real Output

JESD204B

fOUT / 4

LPF

N/2

LPF

IQ data

Real[ ]

IQ data

ADC32RF80, ADC32RF83

www.ti.com

SBAS774A – MAY 2016 – REVISED DECEMBER 2016

Product Folder Links: ADC32RF80 ADC32RF83

Submit Documentation Feedback

Additionally, the decimation filter block provides the option to convert the complex output back to real format at

twice the decimated, complex output rate. The filter response with a real output is identical to a complex output.

The band is centered in the middle of the Nyquist zone (mixed with fOUT / 4) based on a final output data rate of

fOUT.

8.3.4.1 Operating Mode: Receiver

In receiver mode, the DDC block can be configured to single- or dual-band operation, as shown in Figure 94.

Both DDC chains use the same decimation filter setting and the available options are discussed in the

Decimation Filters section. The decimation filter setting also directly affects the interface rate and number of

lanes of the JESD204B interface.

NOTE: Red traces show SYSREF going to the NCO blocks.

Figure 94. Decimation Filter Option for Single- or Dual-Band Operation

ADC32RF83 Datasheet(PDF) 37 Page - Texas Instruments

ADC32RF83 Datasheet(HTML) 37 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL