Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Mexican  ▼
ALLDATASHEET.COM.MX

X  

Preview PDF HTML

AD9546/PCBZ Datasheet(PDF) 150 Page - Analog Devices

No. de pieza AD9546/PCBZ
Descripción Electrónicos  Dual DPLL Digitized Clock Synchronizer
PDF  205 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  AD [Analog Devices]
Página de inicio  http://www.analog.com
Logo AD - Analog Devices

AD9546/PCBZ Datasheet(HTML) 150 Page - Analog Devices

Back Button AD9546/PCBZ Datasheet HTML 146Page - Analog Devices AD9546/PCBZ Datasheet HTML 147Page - Analog Devices AD9546/PCBZ Datasheet HTML 148Page - Analog Devices AD9546/PCBZ Datasheet HTML 149Page - Analog Devices AD9546/PCBZ Datasheet HTML 150Page - Analog Devices AD9546/PCBZ Datasheet HTML 151Page - Analog Devices AD9546/PCBZ Datasheet HTML 152Page - Analog Devices AD9546/PCBZ Datasheet HTML 153Page - Analog Devices AD9546/PCBZ Datasheet HTML 154Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 150 / 205 page
background image
AD9546
Data Sheet
Rev. 0 | Page 150 of 205
START
YES
NO
YES
NO
YES
NO
= 0?
= 1?
REG 0x2105,
BIT 1
= 1?
SELECT TRANSLATION
PROFILE 0.x PER
AUTOMATIC,
PRIORITY-BASED
TRANSLATION
PROFILE SELECTION
MANUAL ONLY
TRANSLATION
PROFILE
SELECTION1
YES
NO
= 3?
YES
= 2?
MANUAL
TRANSLATION
PROFILE
SELECTION
WITH FALLBACK
TO HOLDOVER
DPLL USES
DPLL USES
TRANSLATION
PROFILE 0.x
DPLL USES SELECTED
TRANSLATION PROFILE
MANUAL TRANSLATION PROFILE
SELECTION WITH FALLBACK TO
PRIORITY- BASED TRANSLATION
PROFILE SELECTION
FORCED
FREERUN
1FOR DEBUG ONLY. THE DPLL USES TRANSLATION PROFILE 0.x WITHOUT VALIDATING THE SOURCE. THEREFORE, THE DPLL
IS NOT GUARANTEED TO FUNCTION NORMALLY. CONTACT ANALOG DEVICES FOR DETAILS.
ENTER
EXIT
HOLDOVER
PROCEDURE
PRIORITY
SELECTION
PROCEDURE
YES
NO
PASS?
ENTER
EXIT
TRANSLATION
PROFILE
VALIDATION
PROCEDURE
YES
NO
PROFILE
VALID?
NO
REG 0x2105, BITS[3:2] = 1
FORCED
HOLDOVER
NOTES
1. A RANGE OF BITS USES A COLON SEPARATOR
2. REGISTER ADDRESSES ARE SPECIFIC TO DPLL0
REG 0x2105,
BIT 0
REG 0x2105,
BITS[3:2]
REG 0x2105, BITS[6:4]
REG 0x2105,
BITS[3:2]
REG 0x2105,
BITS[3:2]
REG 0x1005 TO 0x1000,
BITS[45:0]
Figure 102. DPLL Mode Selection Flowchart



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com