12 Layout

12.1 Layout Guidelines

Figure 12-1 and Figure 12-2 illustrates an example of a PCB layout with the TMUX7412F. The following are

some key considerations:

• Multiple decoupling capacitors can be used if their is a lot of noise in the system. For example, a 0.1-µF and

1-µF can be placed on the supply pins. If multiple capacitors are used, placing the lowest value capacitor

closest to the supply pin is recommended.

• Keep the input lines as short as possible.

• Use a solid ground plane to help distribute heat and reduce electromagnetic interference (EMI) noise pickup.

• Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if

possible, and only make perpendicular crossings when necessary.

12.2 Layout Example

SEL1

D1

S1

VSS

D2

S2

TMUX741xF

VDD

SEL2

FF

S3

D3

SEL3

GND

S4

D4

SEL4

Wide (low inductance)

trace for power

Wide (low inductance)

trace for power

Via to ground plane

To Pull-up resistor

Figure 12-1. TSSOP Layout Example

S1

S2

VSS

VDD

GND

FF

S4

S3

Via to ground plane

Via to power plane

To Pull-up resistor

Figure 12-2. WQFN Layout Example

www.ti.com

TMUX7411F, TMUX7412F, TMUX7413F

SCDS404 – MARCH 2021

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback

27

Product Folder Links: TMUX7411F TMUX7412F TMUX7413F