CS5920 datasheet(29/160 Pages) AMCC

29 / 160 page

S5920 – PCI Product

Revision 1.01 – November 28, 2005

AMCC Confidential and Proprietary

DS1596

Data Book

PCI BUS SIGNALS

The following sets of signals represent the interface pins available for the S5920 to PCI bus.

Table 12. PCI Bus Address and Data Signal

Signal

Type

Description

AD[31:0]

t/s

Address/Data. Address and data are multiplexed on the same PCI bus pins. A PCI bus transaction

consists of an address phase followed by one or more data phases. An address phase occurs on the

PCLK cycle in which FRAME# is asserted. A data phase occurs on the PCLK cycles in which IRDY#

and TRDY# are both asserted.

C/BE[3:0]#

Command/Byte Enable. Bus commands and byte enables are multiplexed on the same pins. These

pins define the current bus command during an address phase. During a data phase, these pins are

used as Byte Enables, with C/BE[0]# enabling byte 0 (LSB) and C/BE[3]# enabling byte 3 (MSB).

C/BE[3:0]

Command Type

0000

Interrupt Acknowledge

0001

Special Cycle

0010

I/O Read

0011

I/O Write

0100

Reserved

0101

Reserved

0110

Memory Read

0111

Memory Write

1000

Reserved

1001

Reserved

1010

Configuration Read

1011

Configuration Write

1100

Memory Read Multiple

1101

Dual Address Cycle

1110

Memory Read Line

1111

Memory Write and Invalidate

PAR

t/s

Parity. Parity is always driven as even from all AD[31:0] and C/BE[3:0]# signals. The parity is valid dur-

ing the clock following the address phase and is driven by the bus master. During a data phase for

write transactions, the bus master sources this signal on the clock following IRDY# active; during a

data phase for read transactions, this signal is driven by the target and is valid on the clock following

TRDY# active. The PAR signal has the same timing as AD[31:0], delayed by one clock.

CS5920 Datasheet(PDF) 29 Page - Applied Micro Circuits Corporation

CS5920 Datasheet(HTML) 29 Page - Applied Micro Circuits Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL