AD9942BBCZ datasheet(7/36 Pages) AD

No. de pieza	AD9942BBCZ

Descripción Electrónicos	Dual-Channel, 14-Bit CCD Signal Processor with Precision Timing??Core

PDF	36 Pages

Scroll/Zoom	100%

Fabricante Electrónico	AD [Analog Devices]

Página de inicio	http://www.analog.com

Logo

7 / 36 page

AD9942

Rev. A | Page 7 of 36

TIMING SPECIFICATIONS

CL = 20 pF, fCLI = 40 MHz, serial timing in Figure 14 and Figure 15, unless otherwise noted. X = A, B.

Table 5.

Parameter

Symbol

Min

Typ

Max

Unit

MASTER CLOCK (CLI_X) (See Figure 16)

CLI_X Clock Period

25.0

CLI_X High/Low Pulse Width

tADC

10.0

12.5

15.0

Delay from CLI_X to Internal Pixel Period Position (See Figure 16)

tCLIDLY

CLPOB_X PULSE WIDTH (Programmable)1

tCOB

Pixels

SAMPLE CLOCKS (See Figure 17)

SHP_X Rising Edge to SHD_X Rising Edge

tS1

11.2

12.5

DATA OUTPUTS (See Figure 19 and Figure 20)

Output Delay from Programmed Edge

tOD

Pipeline Delay

Cycles

SERIAL INTERFACE

Maximum SCK_X Frequency

fSCLK

MHz

SL_X to SCK_X Setup Time

tLS

SCK to SL_X Hold Time

tLH

SDATA_X Valid to SCK_X Rising Edge Setup

tDS

SCK_X Falling Edge to SDATA_X Valid Hold

tDH

SCK_X Falling Edge to SDATA_X Valid Read

tDV

1 Minimum CLPOB pulse width is for functional operation only. Wider typical pulses are recommended to achieve low noise clamp reference.

AD9942BBCZ Datasheet(PDF) 7 Page - Analog Devices

AD9942BBCZ Datasheet(HTML) 7 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36

Datasheet Descarga

Enlace URL