Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Mexican  ▼
ALLDATASHEET.COM.MX

X  

AD9942BBCZ Datasheet(PDF) 21 Page - Analog Devices

No. de pieza AD9942BBCZ
Descripción Electrónicos  Dual-Channel, 14-Bit CCD Signal Processor with Precision Timing??Core
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  AD [Analog Devices]
Página de inicio  http://www.analog.com
Logo AD - Analog Devices

AD9942BBCZ Datasheet(HTML) 21 Page - Analog Devices

Back Button AD9942BBCZ Datasheet HTML 17Page - Analog Devices AD9942BBCZ Datasheet HTML 18Page - Analog Devices AD9942BBCZ Datasheet HTML 19Page - Analog Devices AD9942BBCZ Datasheet HTML 20Page - Analog Devices AD9942BBCZ Datasheet HTML 21Page - Analog Devices AD9942BBCZ Datasheet HTML 22Page - Analog Devices AD9942BBCZ Datasheet HTML 23Page - Analog Devices AD9942BBCZ Datasheet HTML 24Page - Analog Devices AD9942BBCZ Datasheet HTML 25Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 36 page
background image
AD9942
Rev. A | Page 21 of 36
H DRIVER AND RG OUTPUTS
In addition to the programmable timing positions, the AD9942
features on-chip output drivers for the RG_X and H1X to H4X
outputs. These drivers are powerful enough to drive the CCD
inputs directly. The H-driver and RG-driver currents can be
adjusted for optimum rise and fall time into a particular load by
using the DRVCONTROL register (Address 0x62). The
DRVCONTROL register is divided into five 3-bit values, each
adjustable in 4.1 mA increments. The minimum setting of 0 is
equal to off, or three-state, and the maximum setting of 7 is
equal to 30.1 mA.
As shown in Figure 18, the H2X/H4X outputs are inverses of
H1X. The internal propagation delay resulting from the signal
inversion is less than l ns, which is significantly less than the
typical rise time driving the CCD load. This results in a
H1X/H2X crossover voltage at approximately 50% of the output
swing. The crossover voltage is not programmable.
DIGITAL DATA OUTPUTS
The AD9942 data output phase is programmable using the
DOUTPHASE register (Address 0x64). Any edge from 0 to 47
can be programmed, as shown in Figure 19. The pipeline delay
for the digital data output is shown in Figure 20.
FIXED CROSSOVER VOLTAGE
H1X/H3X
H2X/H4X
tPD
H2X/H4X
H1X/H3X
tRISE
tPD << tRISE
Figure 18. H-Clock Inverse Phase Relationship
NOTES
1. DIGITAL OUTPUT DATA (DOUT) PHASE IS ADJUSTABLE WITH RESPECT TO THE PIXEL PERIOD.
2. WITHIN ONE CLOCK PERIOD, THE DATA TRANSITION CAN BE PROGRAMMED TO ANY OF THE 48 LOCATIONS.
P[0]
P[48] = P[0]
CLI_X
1 PIXEL PERIOD
P[12]
P[24]
P[36]
DOUT
tOD
Figure 19. Digital Output Phase Adjustment
0123
4567
89
10
11
12
14
15
012
3
H-COUNTER
RESET
VD_X
NOTES
1. INTERNAL H COUNTER IS RESET SEVEN CLI_X CYCLES AFTER THE HD_X FALLING EDGE (WHEN USING VDHDEDGE = 0).
2. TYPICAL TIMING RELATIONSHIP: CLI_X RISING EDGE IS COINCIDENT WITH HD_X FALLING EDGE.
HD_X
CLI_X
XX
XX
X
X
X
H COUNTER
(PIXEL COUNTER)
XX
X
Figure 20. Pipeline Delay for Channel A and Channel B Digital Data Output



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com