Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Mexican  ▼
ALLDATASHEET.COM.MX

X  

Preview PDF HTML

WM8775SEDS/R Datasheet(PDF) 25 Page - Wolfson Microelectronics plc

No. de pieza WM8775SEDS/R
Descripción Electrónicos  24-bit, 96kHz ADC with 4 Channel I/P Multiplexer
PDF  39 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  WOLFSON [Wolfson Microelectronics plc]
Página de inicio  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8775SEDS/R Datasheet(HTML) 25 Page - Wolfson Microelectronics plc

Back Button WM8775SEDS/R Datasheet HTML 21Page - Wolfson Microelectronics plc WM8775SEDS/R Datasheet HTML 22Page - Wolfson Microelectronics plc WM8775SEDS/R Datasheet HTML 23Page - Wolfson Microelectronics plc WM8775SEDS/R Datasheet HTML 24Page - Wolfson Microelectronics plc WM8775SEDS/R Datasheet HTML 25Page - Wolfson Microelectronics plc WM8775SEDS/R Datasheet HTML 26Page - Wolfson Microelectronics plc WM8775SEDS/R Datasheet HTML 27Page - Wolfson Microelectronics plc WM8775SEDS/R Datasheet HTML 28Page - Wolfson Microelectronics plc WM8775SEDS/R Datasheet HTML 29Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 39 page
background image
Production Data
WM8775
w
PD Rev 4.1, June 2006
25
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
7:0
LAG[7:0]
11001111
(0dB)
Attenuation data for Left channel ADC gain in 0.5dB steps. See
Table 11.
R14(0Eh)
0001110
Attenuation
ADCL
8
ZCLA
0
Left channel ADC zero cross enable:
0: Zero cross disabled
1: Zero cross enabled
7:0
RAG[7:0]
11001111
(0dB)
Attenuation data for right channel ADC gain in 0.5dB steps. See
Table 11.
R15(0Fh)
0001111
Attenuation
ADCR
8
ZCRA
0
Right channel ADC zero cross enable:
0: Zero cross disabled
1: Zero cross enabled
R21(15h)
0010101
ADC Input Mux
8
LRBOTH
0
Right channel input PGA controlled by left channel register
0 : Right channel uses RAG.
1 : Right channel uses LAG.
7
MUTELA
0
Mute for left channel ADC
0: Normal Operation
1: Mute ADC left
R21(15h)
0010101
ADC Mute
6
MUTERA
0
Mute for right channel ADC
0: Normal operation
1: Mute ADC right
ADC HIGHPASS FILTER DISABLE
The ADC digital filters contain a digital high pass filter. This defaults to enabled and can be disabled
using software control bit ADCHPD.
REGISTER ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R11(0Bh)
0001011
ADC Control
8
ADCHPD
0
ADC High pass filter disable:
0: High pass filter enabled
1: High pass filter disabled



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com