Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Mexican  ▼
ALLDATASHEET.COM.MX

X  

WM8775SEDS/R Datasheet(PDF) 26 Page - Wolfson Microelectronics plc

No. de pieza WM8775SEDS/R
Descripción Electrónicos  24-bit, 96kHz ADC with 4 Channel I/P Multiplexer
PDF  39 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  WOLFSON [Wolfson Microelectronics plc]
Página de inicio  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8775SEDS/R Datasheet(HTML) 26 Page - Wolfson Microelectronics plc

Back Button WM8775SEDS/R Datasheet HTML 22Page - Wolfson Microelectronics plc WM8775SEDS/R Datasheet HTML 23Page - Wolfson Microelectronics plc WM8775SEDS/R Datasheet HTML 24Page - Wolfson Microelectronics plc WM8775SEDS/R Datasheet HTML 25Page - Wolfson Microelectronics plc WM8775SEDS/R Datasheet HTML 26Page - Wolfson Microelectronics plc WM8775SEDS/R Datasheet HTML 27Page - Wolfson Microelectronics plc WM8775SEDS/R Datasheet HTML 28Page - Wolfson Microelectronics plc WM8775SEDS/R Datasheet HTML 29Page - Wolfson Microelectronics plc WM8775SEDS/R Datasheet HTML 30Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 26 / 39 page
background image
WM8775
Production Data
w
PD Rev 4.1, June 2006
26
LIMITER / AUTOMATIC LEVEL CONTROL (ALC)
The WM8775 has an automatic pga gain control circuit, which can function as a peak limiter or as an
automatic level control (ALC). In peak limiter mode, a digital peak detector detects when the input
signal goes above a predefined level and will ramp the pga gain down to prevent the signal becoming
too large for the input range of the ADC. When the signal returns to a level below the threshold, the
pga gain is slowly returned to its starting level. The peak limiter cannot increase the pga gain above
its static level.
Figure 22 Limiter Operation
In ALC mode, the circuit aims to keep a constant recording volume irrespective of the input signal
level. This is achieved by continuously adjusting the PGA gain so that the signal level at the ADC
input remains constant. A digital peak detector monitors the ADC output and changes the PGA gain
if necessary.
Figure 23 ALC Operation
hold
time
decay
time
attack
time
input
signal
signal
after
ALC
PGA
gain
ALC
target
level
input
signal
signal
after
PGA
PGA
gain
Limiter
threshold
attack
time
decay
time



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com