Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Mexican  ▼
ALLDATASHEET.COM.MX

X  

Preview PDF HTML

ADC3683 Datasheet(PDF) 4 Page - Texas Instruments

Click here to check the latest version.
No. de pieza ADC3683
Descripción Electrónicos  ADC3683-SP Space Grade 18-Bit 1 to 65MSPS, Low Noise, Ultra-low Power Dual Channel ADC
PDF  70 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  TI1 [Texas Instruments]
Página de inicio  http://www.ti.com
Logo TI1 - Texas Instruments

ADC3683 Datasheet(HTML) 4 Page - Texas Instruments

  ADC3683 Datasheet HTML 1Page - Texas Instruments ADC3683 Datasheet HTML 2Page - Texas Instruments ADC3683 Datasheet HTML 3Page - Texas Instruments ADC3683 Datasheet HTML 4Page - Texas Instruments ADC3683 Datasheet HTML 5Page - Texas Instruments ADC3683 Datasheet HTML 6Page - Texas Instruments ADC3683 Datasheet HTML 7Page - Texas Instruments ADC3683 Datasheet HTML 8Page - Texas Instruments ADC3683 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 70 page
background image
Table 4-1. Pin Functions (continued)
PIN
TYPE
DESCRIPTION
NAME
NO.
SDIO
13
I/O
Serial interface data input and output. This pin has an internal 21kΩ pull-down resistor.
DIGITAL INTERFACE
DA0P
29
O
Positive differential serial LVDS output for lane 0, channel A
DA0M
28
O
Negative differential serial LVDS output for lane 0, channel A
DA1P
27
O
Positive differential serial LVDS output for lane 1, channel A
DA1M
26
O
Negative differential serial LVDS output for lane 1, channel A
DB0P
52
O
Positive differential serial LVDS output for lane 0, channel B
DB0M
53
O
Negative differential serial LVDS output for lane 0, channel B
DB1P
54
O
Positive differential serial LVDS output for lane 1, channel B
DB1M
55
O
Negative differential serial LVDS output for lane 1, channel B
DCLKP
37
O
Positive differential serial LVDS bit clock output.
DCLKM
36
O
Negative differential serial LVDS bit clock output.
DCLKINP
39
I
Positive differential serial LVDS bit clock input. Internal 100Ω differential termination.
DCLKINM
38
I
Negative differential serial LVDS bit clock input. Internal 100Ω differential termination.
FCLKP
42
O
Positive differential serial LVDS frame clock output.
FCLKM
43
O
Negative differential serial LVDS frame clock output.
POWER SUPPLY
AVDD
7, 24, 57
I
Analog 1.8V power supply
GND
20, 23, 58, 61
I
Ground, 0V
IOVDD
35, 44
I
1.8V power supply for digital interface
IOGND
40
I
Ground, 0V for digital interface
DAP
DAP
-
Die attached pad (thermal pad), connect to GND.
(1)
Thermal pad and top metal lid are connected to pin 17. Can be grounded or no connect.
ADC3683-SP
SBASAB5 – MARCH 2024
www.ti.com
4
Submit Document Feedback
Copyright © 2024 Texas Instruments Incorporated
Product Folder Links: ADC3683-SP



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com