Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Mexican  ▼
ALLDATASHEET.COM.MX

X  

STA680 Datasheet(PDF) 36 Page - STMicroelectronics

No. de pieza STA680
Descripción Electrónicos  Automotive HD Radio™ baseband receiver
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  STMICROELECTRONICS [STMicroelectronics]
Página de inicio  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STA680 Datasheet(HTML) 36 Page - STMicroelectronics

Back Button STA680 Datasheet HTML 32Page - STMicroelectronics STA680 Datasheet HTML 33Page - STMicroelectronics STA680 Datasheet HTML 34Page - STMicroelectronics STA680 Datasheet HTML 35Page - STMicroelectronics STA680 Datasheet HTML 36Page - STMicroelectronics STA680 Datasheet HTML 37Page - STMicroelectronics STA680 Datasheet HTML 38Page - STMicroelectronics STA680 Datasheet HTML 39Page - STMicroelectronics STA680 Datasheet HTML 40Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 36 / 48 page
background image
Digital I/O and memory interfaces
STA680
36/48
DS5877 Rev 13
5.6.1
Host micro I2C interface (I2C1)
I2C1 is used to connect the STA680 to the host microcontroller to transmit commands,
diagnostic information, and data.
The I2C1 interface is a standard bi-directional I2C interface.
The I2C1 interface supports 7-bit addressing and 8-bit data. It can run in both standard
mode (serial clock frequency up to 100 kHz) and fast mode (up to 400 kHz). The I2C device
addresses are reported in Table 15.
An additional control line called IIC1_DA is provided as an extension of the I2C standard.
This line is used as a flag to show the host controller that data is available and it can be
polled by the host micro in either master or slave modes.
5.7
SDRAM interface
The SDRAM interface supports up to 32M x 16 SDRAM; both standard and mobile protocols
are accepted. For the relevant pin description see Table 16.
The minimum required SDRAM size for single channel application is 64 Mbit (a specific FW
is needed) while for a dual channel application at least 128 Mbit are needed.
Figure 13 shows the timing diagrams and waveform for the SDRAM interface.
Table 15. I2C1 interface device address
I2C1
Primary address
Secondary address
Read Address
00101111b (0x2F)
00101101b (0x2D)
Write Address
00101110b (0x2E)
00101100b (0x2C)
Table 16. SDRAM Interface pin description
Pin Name
Designation
Type
Drive
SDR_D[0:15]
SDRAM interface data bus
I/O
4 mA
SDR_A[0:12]
SDRAM interface address bus
O
4 mA
SDR_BA[0:1]
Bank address
O
4 mA
SDR_CAS_N
Active-low column address strobe
O
8 mA
SDR_RAS_N
Active-low row address strobe
O
8 mA
SDR_WE_N
Active-low write enable
O
8 mA
SDR_CS_N
Active-low chip select
O
8 mA
SDR_DQM0
low-byte data input/output mask
O
4 mA
SDR_DQM1
high-byte data input/output mask
O
4 mA
SDR_CKE
Clock enable
O
4 mA
SDR_CLK_RAM3V3
Clock to SDRAM for 3.3 V interface
O
8 mA
SDR_FEED_CLK
Feedback clock from SDRAM
I
8 mA



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com