| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
ST7LITE1XB Datasheet(PDF) 70 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST7LITE1XB Datasheet(HTML) 70 Page - STMicroelectronics |
|
70 / 157 page ![]() ST7LITE1xB 70/157 DUAL 12-BIT AUTORELOAD TIMER 4 (Cont’d) 11.2.3.7 Force Update In order not to wait for the counterx overflow to load the value into active DCRx registers, a pro- grammable counterx overflow is provided. For both counters, a separate bit is provided which when set, make the counters start with the over- flow value, i.e. FFFh. After overflow, the counters start counting from their respective auto reload register values. These bits are FORCE1 and FORCE2 in the ATCSR2 register. FORCE1 is used to force an overflow on Counter 1 and, FORCE2 is used for Counter 2. These bits are set by software and re- set by hardware after the respective counter over- flow event has occurred. This feature can be used at any time. All related features such as PWM generation, Output Com- pare, Input Capture, One-pulse (refer to Figure 49. Dynamic DCR2/3 update in One Pulse Mode) can be used this way. Figure 50. Force Overflow Timing Diagram FFF ATRx E04 E03 fCNTRx CNTRx FORCEx FORCE2 FORCE1 ATCSR2 Register 1 |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |