| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
TDA7572 Datasheet(PDF) 50 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
TDA7572 Datasheet(HTML) 50 Page - STMicroelectronics |
|
50 / 64 page ![]() Diagnostics TDA7572 50/64 10.1.6 Power supply overcurrent ● I2Cbus: The bit IsenTrip is set when the voltage between the ISSENP and ISSENM pins exceeds the threshold. Also, the power control SCR is turned on (only if the PassFETctrl register is set to one). IsenTrip is cleared by the W1TC procedure. ● No I2Cbus: In addition the above, the non-latched version of IsenTrip register is reported on the Address0/Fault_L pin. The value of PassFETctrl bit is determined by the SDA/SCR_Enb pin, which is read at powerup: ● NOTE: The Output current is monitored only when the output signal is in the +/-1.2V (see offset detector specification) range for more then 100ms. When this condition is reached a switch present between ISSENM and ISSENP is switched off. Normally this switch shorts the ISSENM pin to the ISSENP, allowing external filter caps to used to condition the current sense signal. 10.1.7 Fault handling Note: in legacy mode (no I2C bus) the Output over-current warning information is not reported on the fault pin, while is present on the clipping detector output pin. Table 33. Fault handling Fault 1st Threshold (Bus mode: I2C/No I2C) 2nd Threshold DC offset - Latch the offset bit - Tristate the modulator - Latch the offset bit and Fault pin - Tristate the modulator Die temperature - Latch the Twarn bit The SCR is activated if enabled - Latch the Twarn bit - Assert the fault pin Output clipping - Latch the Clip bit - Assert the SCL_CLIP_L (if no DAC) - Assert the Address0 (if DAC) - Latch the Clip bit - Assert SCL_CLIP_L Output overcurrent - Latch the IsenTrip bit - Clip the output current by modulator injection Cycle-to-cycle Current limiting is activated. If the cycle-by-cycle limitation is present for more then four PWM cycles the SCR is activated if the SCR is enabled and the output FET are tristated. If the SCR is disabled the cycle-by cycle limitation keep going. - Latch the IsenTrip bit - Clip the output current by modulator injection Power supply overcurrent - Latch the IoutTrip bit - The SCR is activated if enabled - Latch the IoutTrip bit - Assert the Fault pin - The SCR is activated if enabled |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |