| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
MSC7116 Datasheet(PDF) 29 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MSC7116 Datasheet(HTML) 29 Page - Freescale Semiconductor, Inc |
|
29 / 60 page ![]() Electrical Characteristics MSC7116 Data Sheet, Rev. 13 Freescale Semiconductor 29 2.5.6 Ethernet Timing 2.5.6.1 Receive Signal Timing Figure 9. TDM Transmit Signals Table 21. Receive Signal Timing No. Characteristics Min Max Unit 800 Receive clock period: • MII: RXCLK (max frequency = 25 MHz) • RMII: REFCLK (max frequency = 50 MHz) 40 20 — — ns ns 801 Receive clock pulse width high—as a percent of clock period • MII: RXCLK • RMII: REFCLK 35 14 7 65 — — % ns ns 802 Receive clock pulse width low—as a percent of clock period: • MII: RXCLK • RMII: REFCLK 35 14 7 65 — — % ns ns 803 RXDn, RX_DV, CRS_DV, RX_ER to receive clock rising edge setup time 4 — ns 804 Receive clock rising edge to RXDn, RX_DV, CRS_DV, RX_ER hold time 2 — ns Figure 10. Ethernet Receive Signal Timing TDMxTCK TDMxTD 306 307 309 308 300 301 302 311 310 TDMxRCK TDMxTFS (output) TDMxTFS (input) 303 305 Valid Receive RX_DV RXDn RX_ER 803 804 clock 800 802 801 CRS_DV |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |