 |
Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
|
Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
MSC7116 Datasheet(PDF) 32 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MSC7116 Datasheet(HTML) 32 Page - Freescale Semiconductor, Inc |
|
|
32 / 60 page  MSC7116 Data Sheet, Rev. 13 Electrical Characteristics Freescale Semiconductor 32 2.5.7 HDI16 Signals Table 25. Host Interface (HDI16) Timing1, 2 No. Characteristics3 Expression Value Unit 40 Host Interface Clock period TCORE Note 1 ns 44a Read data strobe minimum assertion width4 HACK read minimum assertion width 2.0 × TCORE + 9.0 Note 11 ns 44b Read data strobe minimum deassertion width4 HACK read minimum deassertion width 1.5 × TCORE Note 11 ns 44c Read data strobe minimum deassertion width4 after “Last Data Register” reads5,6, or between two consecutive CVR, ICR, or ISR reads7 HACK minimum deassertion width after “Last Data Register” reads5,6 2.5 × TCORE Note 11 ns 45 Write data strobe minimum assertion width8 HACK write minimum assertion width 1.5 × TCORE Note 11 ns 46 Write data strobe minimum deassertion width8 HACK write minimum deassertion width after ICR, CVR and Data Register writes5 2.5 × TCORE Note 11 ns 47 Host data input minimum setup time before write data strobe deassertion8 Host data input minimum setup time before HACK write deassertion — 2.5 ns 48 Host data input minimum hold time after write data strobe deassertion8 Host data input minimum hold time after HACK write deassertion — 2.5 ns 49 Read data strobe minimum assertion to output data active from high impedance4 HACK read minimum assertion to output data active from high impedance — 1.0 ns 50 Read data strobe maximum assertion to output data valid4 HACK read maximum assertion to output data valid (2.0 × TCORE) + 8.0 Note 11 ns 51 Read data strobe maximum deassertion to output data high impedance4 HACK read maximum deassertion to output data high impedance — 9.0 ns 52 Output data minimum hold time after read data strobe deassertion4 Output data minimum hold time after HACK read deassertion — 1.0 ns 53 HCS[1–2] minimum assertion to read data strobe assertion4 —0.5 ns 54 HCS[1–2] minimum assertion to write data strobe assertion8 —0.0 ns 55 HCS[1–2] maximum assertion to output data valid (2.0 × TCORE) + 6.0 Note 11 ns 56 HCS[1–2] minimum hold time after data strobe deassertion9 —0.5 ns 57 HA[0–2], HRW minimum setup time before data strobe assertion9 —5.0 ns 58 HA[0–2], HRW minimum hold time after data strobe deassertion9 —5.0 ns 61 Maximum delay from read data strobe deassertion to host request deassertion for “Last Data Register” read4, 5, 10 (3.0 × TCORE) + 6.0 Note 11 ns 62 Maximum delay from write data strobe deassertion to host request deassertion for “Last Data Register” write5,8,10 (3.0 × TCORE) + 6.0 Note 11 ns 63 Minimum delay from DMA HACK (OAD=0) or Read/Write data strobe(OAD=1) deassertion to HREQ assertion. (2.0 × TCORE) + 1.0 Note 11 ns 64 Maximum delay from DMA HACK (OAD=0) or Read/Write data strobe(OAD=1) assertion to HREQ deassertion (5.0 × TCORE) + 6.0 Note 11 ns Notes: 1. TCORE = core clock period. At 300 MHz, TCORE = 3.333 ns. 2. In the timing diagrams below, the controls pins are drawn as active low. The pin polarity is programmable. 3. VDD = 3.3 V ± 0.15 V; TJ = –40°C to +105 °C, CL = 30 pF for maximum delay timings and CL = 0 pF for minimum delay timings. 4. The read data strobe is HRD/HRD in the dual data strobe mode and HDS/HDS in the single data strobe mode. 5. For 64-bit transfers, the “last data register” is the register at address 0x7, which is the last location to be read or written in data transfers. This is RX0/TX0 in the little endian mode (HBE = 0), or RX3/TX3 in the big endian mode (HBE = 1). 6. This timing is applicable only if a read from the “last data register” is followed by a read from the RX[0–3] registers without first polling RXDF or HREQ bits, or waiting for the assertion of the HREQ/HREQ signal. 7. This timing is applicable only if two consecutive reads from one of these registers are executed. 8. The write data strobe is HWR in the dual data strobe mode and HDS in the single data strobe mode. 9. The data strobe is host read (HRD/HRD) or host write (HWR/HWR) in the dual data strobe mode and host data strobe (HDS/HDS) in the single data strobe mode. 10. The host request is HREQ/HREQ in the single host request mode and HRRQ/HRRQ and HTRQ/HTRQ in the double host request mode. HRRQ/HRRQ is deasserted only when HOTX fifo is empty, HTRQ/HTRQ is deasserted only if HORX fifo is full 11. Compute the value using the expression. 12. The read and write data strobe minimum deassertion width for non-”last data register” accesses in single and dual data strobe modes is based on timings 57 and 58. |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Mexican ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
