AT83EB5114_08 datasheet(21/95 Pages) ATMEL

21 / 95 page

AT89/83EB5114

4311C–8051–02/08

By INT1 and INT0 interruptions (if enabled), the oscillators control bits on OSCON and

CKSEL will be kept, so the selected oscillator before entering in power-down mode will

be activated. Only external interrupts INT0 and INT1 are useful to exit from power-down.

Note:

Exit from power down mode doesn’t depend on IT0 and IT1 configurations. It is only pos-

sible to exit from power down mode on a low level on these pins.

Holding the pin low restarts the oscillator but bringing the pin high completes the exit as

detailed in Figure 6. When both interrupts are enabled, the oscillator restarts as soon as

one of the two inputs is held low and power down exit will be completed when the first

input is released. In this case the higher priority interrupt service routine is executed.

Table 9 shows the state of ports during idle and power-down modes.

Table 9. Ports State

Mode

Program Memory

Port3

Port4

Idle

Internal

Port Data

Power Down

Internal

Port Data

Table 10. Operating Modes

IDLE

CKS1

CKS0

OSCCEN

OSCBEN

OSCAEN

Selected Mode

Comment

NORMAL MODE A

OSCA: XTAL clock

INVALID

no active clock

NORMAL MODE B,

OSCB: high accuracy RC clock

INVALID

no active clock

NORMAL MODE C,

OSCC: low consumption RC clock

INVALID

no active clock

IDLE MODE A

The CPU is off, OSCA supplies the

peripherals

IDLE MODE B

The CPU is off, OSCB supplies the

peripherals

IDLE MODE C

The CPU is off, OSCC supplies the

peripherals

POWER DOWN

The CPU is off, OSCA, OSCB and

OSCC are stopped

AT83EB5114 Datasheet(PDF) 21 Page - ATMEL Corporation

AT83EB5114 Datasheet(HTML) 21 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95

Datasheet Descarga

Enlace URL