ATmega16HVB datasheet(37/273 Pages) ATMEL

37 / 273 page

8042A–AVR–07/09

ATmega16HVB/32HVB

Notes:

1. Runs only when OSI is enabled and RCOSC_SLOW is selected as source for OSI.

2. Address Match and Bus Connect/Disconnect Wake-up only

3. Discharge FET must be switched off for Charger Detect to be enabled.

4. VREGMON interrupt (Regulator Operation Condition Warning) not available.

10.2

Idle Mode

When the SM2..0 bits are written to 000, the SLEEP instruction makes the MCU enter Idle

mode, stopping the CPU but allowing all peripheral functions to continue operating. This sleep

mode basically halts clk

CPU and clkFLASH, while allowing the other clocks to run. Idle mode

enables the MCU to wake up from external triggered interrupts as well as internal ones like the

Timer Overflow interrupt.

10.3

ADC Noise Reduction

When the SM2:0 bits are written to 001, the SLEEP instruction makes the MCU enter ADC

Noise Reduction mode, stopping the CPU but allowing the Voltage ADC (V-ADC), Voltage Reg-

ulator Monitor (VREGMON), Watchdog Timer (WDT), Coulomb Counter (CC), Current Battery

Protection (CBP), and the Ultra Low Power RC Oscillator (RCOSC_ULP) to continue operating.

This sleep mode basically halts clk

I/O, clkCPU, and clkFLASH, while allowing the other clocks to run.

This improves the noise environment for the Voltage ADC, enabling higher accuracy on

measurements.

10.4

Power-save Mode

When the SM2..0 bits are written to 011, the SLEEP instruction makes the MCU enter Power-

save mode. In this mode, the internal Fast RC Oscillator (RCOSC_FAST) is stopped, while

Watchdog Timer (WDT), Coulomb Counter (CC), Current Battery Protection (CBP) and the Ultra

Low Power RC Oscillator (RCOSC_ULP) continue operating.

This mode will be the default mode when application software does not require operation of

CPU, Flash or any of the peripheral units running at the Fast internal Oscillator (RCOSC_FAST).

If the current through the sense resistor is so small that the Coulomb Counter cannot measure it

accurately, Regular Current detection should be enabled to reduce power consumption. The

WDT keeps accurately track of the time so that battery self discharge can be calculated.

External Interrupts

Battery Protection

Watchdog Timer

Voltage Regulator

X(4)

Bandgap Reference

FET Driver

CHARGER_DETECT(3)

XXX

Table 10-2.

Active modules in different Sleep Modes (Continued)

Module

Mode

Active

Idle

ADC Noise

Reduction

Power-save

Power-off

ATmega16HVB Datasheet(PDF) 37 Page - ATMEL Corporation

ATmega16HVB Datasheet(HTML) 37 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL