| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
INTEDG Datasheet(PDF) 117 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
INTEDG Datasheet(HTML) 117 Page - Microchip Technology |
|
117 / 478 page ![]() 2010-2012 Microchip Technology Inc. DS41414D-page 117 PIC16(L)F1946/47 After the “BSF EECON1,WR” instruction, the processor requires two cycles to set up the write operation. The user must place two NOP instructions after the WR bit is set. The processor will halt internal operations for the typical 2 ms, only during the cycle in which the write takes place (i.e., the last word of the block write). This is not Sleep mode as the clocks and peripherals will continue to run. The processor does not stall when LWLO = 1, loading the write latches. After the write cycle, the processor will resume operation with the third instruction after the EECON1 write instruction. FIGURE 11-2: BLOCK WRITES TO FLASH PROGRAM MEMORY WITH 32 WRITE LATCHES 14 14 14 14 Program Memory Buffer Register EEADRL<4:0> = 00000 Buffer Register EEADRL<4:0> = 00001 Buffer Register EEADRL<4:0> = 00010 Buffer Register EEADRL<4:0> = 11111 EEDATA EEDATH 75 07 0 6 8 First word of block to be written Last word of block to be written |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |