AS3607 datasheet(61/71 Pages) AMSCO

61 / 71 page

www.austriamicrosystems.com

Revision 1.03

60 - 70

AS3606 AS3607 2v2

Data Sheet - R e g i s t e r D e f i n i t i o n

Table 51. Fourth Interrupt Register

Name

Base

Default

IRQENRD_3

2-wire serial

00h

Offset: 26h

Fourth Interrupt Register

Please be aware that writing to this register will enable/disable the corresponding

interrupts, while reading gets the actual interrupt status and will clear the register at the

same time. It is not possible to read back the interrupt enable/disable settings. This register is

reset at a VDD27-POR or XRES input.

Bit

Bit Name

Default

Access

Bit Description

7:6

R/W

T_DEB<1:0>

R/W

Sets the de-bounce time all interrupt inputs:

0: 3ms

1: off

4:3

R/W

2JTEMP_HIGH

(level)

Supervisor junction over-temperature interrupt setting

0: disable

1: enable

Supervisor junction over-temperature interrupt reading

0: chip temperature below threshold

1: chip temperature has reached the threshold

The threshold can be set in the SUPERVISOR register (21h)

R/W

0ADC_EOC

(edge)

ADC end of conversion interrupt setting

0: disable

1: enable

ADC end of conversion interrupt reading

0: ADC conversion not finished

1: ADC conversion finished. Read out ADC10_0 and ADC10_1 register to

get the result (2Eh & 2Fh)

AS3607 Datasheet(PDF) 61 Page - ams AG

AS3607 Datasheet(HTML) 61 Page - ams AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71

Datasheet Descarga

Enlace URL