AS3677 datasheet(53/68 Pages) AMSCO

53 / 68 page

www.austriamicrosystems.com/AS3677

1v3-1

52 - 67

AS3677

Datasheet - D e ta i l e d D e s c r i p t i o n

result_not_ready

N/A

Indicates end of ADC conversion cycle

Result is ready

Conversion is running

Table 90. ADC_LSB result

Addr: 28h

ADC_LSB result

Together with Register 28h, this register contains the results (LSB) of an ADC

cycle

Bit

Bit Name

Default Access

Description

2:0

adc_result_lsb

N/A

ADC result register

Table 91. ADC_control

Addr: 26h

ADC_control

This register input source selection and initialization of ADC

Bit

Bit Name

Default Access

Description

5:0

adc_select

02h

R/W

Selects input source as ADC input

000000 (00h)

GPIO2

000001 (01h)

VANA

000010 (02h)

ALS/GPIO1

000100 (04h)

GPIO3

000101 (05h)

RGB1

000110 (06h)

RGB2

000111 (07h)

RGB3

001000 (08h)

CURR1

001001 (09h)

CURR2

010001 (11h)

DLS1

010010(12h)

DLS2

010011 (13h)

CURR6

010100 (14h)

VBAT

010101 (15h)

CPOUT

010111 (17h)

ADCTEMP_CODE (junction temperature)

other codes

reserved

start_conversion

N/A

Writing a 1 into this bit starts one ADC conversion cycle.

1. See Table Table 87 for ADC ranges and resolution.

Table 89. ADC_MSB result

Addr: 27h

ADC_MSB result

Together with Register 27h, this register contains the results (MSB) of an ADC

cycle.

Bit

Bit Name

Default Access

Description

AS3677 Datasheet(PDF) 53 Page - ams AG

AS3677 Datasheet(HTML) 53 Page - ams AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68

Datasheet Descarga

Enlace URL