Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Mexican  ▼
ALLDATASHEET.COM.MX

X  

ZIOL2201 Datasheet(PDF) 29 Page - List of Unclassifed Manufacturers

No. de pieza ZIOL2201
Descripción Electrónicos  IO-Link compliant HV Line Driver IC Family
PDF  91 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  ETC2 [List of Unclassifed Manufacturers]
Página de inicio  
Logo ETC2 - List of Unclassifed Manufacturers

ZIOL2201 Datasheet(HTML) 29 Page - List of Unclassifed Manufacturers

Back Button ZIOL2201 Datasheet HTML 25Page - List of Unclassifed Manufacturers ZIOL2201 Datasheet HTML 26Page - List of Unclassifed Manufacturers ZIOL2201 Datasheet HTML 27Page - List of Unclassifed Manufacturers ZIOL2201 Datasheet HTML 28Page - List of Unclassifed Manufacturers ZIOL2201 Datasheet HTML 29Page - List of Unclassifed Manufacturers ZIOL2201 Datasheet HTML 30Page - List of Unclassifed Manufacturers ZIOL2201 Datasheet HTML 31Page - List of Unclassifed Manufacturers ZIOL2201 Datasheet HTML 32Page - List of Unclassifed Manufacturers ZIOL2201 Datasheet HTML 33Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 29 / 91 page
background image
ZIOL2xxx – IC Family
IO-Link compliant HV Line Driver IC Family
Data Sheet
January 31, 2012
© 2012 Zentrum Mikroelektronik Dresden AG — Rev. 2.2.1
All rights reserved. The material contained herein may not be reproduced, adapted, merged, translated, stored, or used without
the prior written consent of the copyright owner. The information furnished in this publication is PRELIMINARY and subject to
changes without notice.
29 of 90
Depending on the IC configuration the any exception or stored exception can cause the INT_L pin to logic low. As
shown in Figure 3.8 INT_L can follow the state signals (internal exceptions) or the stored exception which is also
depending on the IC configuration.
3.3.6.
Channel Locking in Master/Device Mode
There are three independent lock mechanisms implemented. For each channel (COM and AUX) a separate lock
can be generated if an over-current at the high side or low side switch has occurred. Therefore it is implied that for
the considered switch a current limit had been configured. The third lock mechanism which is affecting both
channels is related to over-temperature situations.
As regards the IC operation as IO-Link master or device PHY (master/device mode, refer to chapter 3.3.2) the
lock mechanisms of both channels are really separated or coordinated as following described:
Master
12 mode (COM and AUX driver work in parallel – Tandem Mode):
 Assumed that both channels (COM and AUX) are enabled and the configuration flag
BOTH_CHANNEL_LOCK (register[14]) is set (=1), both HS or both LS driver of both channels need to be
overloaded simultaneously for longer as a configured time in order to generate an IC-internal overload
exception which is indicated at the INT_L pin (logic low).
 In the case the IC works in tandem mode and the configuration flag BOTH_CHANNEL_LOCK (register 14)
is set (=1), but only one of the channels (COM or AUX) is enabled, the protection of the enabled channel is
performed analogous to the device mode.
 If single HS or a single LS driver is disabled, then its overload signal is not needed to create a general
overload signal, in that case just the other (enabled) HS or LS driver can generate the overload exception.
 If the die temperature exceeds the configured limit thus a temperature overload exception is detected, the
IC locks both channels and signals and according to the IC’s configuration an interrupt can be signaled at
the INT_L pin.
Device mode:
 Any single overloaded HS or LS driver of the COM or AUX channel leads to a lock and an interrupt
signaling (INT_L pin) according to the configuration of the IC.
 If the die temperature exceeds the configured limit thus a temperature overload exception is detected, the
IC locks both driver channels and signals and according to the IC’s configuration an interrupt is signaled at
the INT_L pin.
 If both drivers are configured parallel, the interrupt behavior equals the master mode
The lock mode is associated with IC-internal exceptions that are signaled to the interconnected µC as an interrupt.
The details for building and clearing an exception are described in the chapter 3.3.10 which deals with the
interrupt handling and lock mode operation.
3.3.7.
Memory Unit
The memory unit of the IC provides several IC configuration options. Those configuration options define the
properties of the Ics driver channels and define the IC monitoring and protection functions with respect to the
over-current and over-temperature handling.
12 Not applicable for the IC versions ZIOL22xx/21xx



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com