| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
AN4471 Datasheet(PDF) 27 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
AN4471 Datasheet(HTML) 27 Page - STMicroelectronics |
|
27 / 39 page ![]() DocID026197 Rev 1 27/39 AN4471 Connectors 39 Note: This memory is mutually exclusive with the on-board Flash memory, disconnect J38 before plugging an expansion memory over J10; relative LED (D29) turns on. 4.5 FPGA FPGA USER I/O connector (J7) connector is used for debugging purposes; it allows the user to directly interface with FPGA I/Os. Table 24. FPGA USER I/O connector pinout Pin number Description Pin number Description Direction 1 GND 2 CW OUTPUT 3 GND 4 TRIGGER_OUT OUTPUT 5 GND 6 CLKOUT OUTPUT 7 GND 8 CYCLE_END OUTPUT 9 GND 10 THSD_EN OUTPUT 11 GND 12 ERROR OUTPUT 13 GND 14 PROG<0> IN/OUT 15 GND 16 PROG<1> IN/OUT 17 GND 18 PROG<2> IN/OUT 19 GND 20 PROG<3> IN/OUT 21 GND 22 IDLE_SEL<0> IN/OUT 23 GND 24 IDLE_SEL<1> IN/OUT 25 GND 26 REMOTE_ENABLE INPUT 27 GND 28 REMOTE_START INPUT 29 GND 30 REMOTE_STOP INPUT 31 GND 32 REMOTE_RESET INPUT Table 25. FPGA PMOD connectors (J8) not mounted on the board Pin number Description Pin number Description 1 Not used 2 Not used 3 Not used 4 Not used 5 GND 6 3.3 V 7 Not used 8 Not used 9 Not used 10 Not used 11 GND 12 3.3 V |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |