TNETV1644ZDU6 datasheet(73/306 Pages) TI1

73 / 306 page

Device Configurations

3.1 System Module Registers

TMS320DM6437

Digital Media Processor

www.ti.com

SPRS345D – NOVEMBER 2006 – REVISED JUNE 2008

The system module includes status and control registers required for configuration of the device. Brief

descriptions of the various registers are shown in Table 3-1. System Module registers required for device

configurations are discussed in the following sections.

Table 3-1. System Module Register Memory Map

HEX ADDRESS RANGE

DESCRIPTION

0x01C4 0000

PINMUX0

Pin Multiplexing Control 0 (see Section 3.7.2.1, PINMUX0 Register

Description).

0x01C4 0004

PINMUX1

Pin Multiplexing Control 1 (see Section 3.7.2.2, PINMUX1 Register

Description).

0x01C4 0008

DSPBOOTADDR

DSP Boot Address (see Section 3.4.2.3, DSPBOOTADDR Register).

0x01C4 000C

BOOTCMPLT

Boot Complete (see Section 3.4.2.2, BOOTCMPLT Register).

0x01C4 0010

–

Reserved

0x01C4 0014

BOOTCFG

Device Boot Configuration (see Section 3.4.2.1, BOOTCFG Register).

0x01C4 0018 - 0x01C4 0027

–

Reserved

0x01C4 0028

JTAGID

JTAG ID (see Section 6.24.1, JTAG ID (JTAGID) Register

Description(s)).

0x01C4 002C

–

Reserved

0x01C4 0030

HPICTL

HPI Control (see Section 3.6.2.1, HPI Control Register).

0x01C4 0034

–

Reserved

0x01C4 0038

–

Reserved

0x01C4 003C

MSTPRI0

Bus Master Priority Control 0 (see Section 3.6.1, Switch Central

Resource (SCR) Bus Priorities).

0x01C4 0040

MSTPRI1

Bus Master Priority Control 1 (see Section 3.6.1, Switch Central

Resource (SCR) Bus Priorities).

0x01C4 0044

VPSS_CLKCTL

VPSS Clock Control (see Section 3.3.2, VPSS Clocks).

0x01C4 0048

VDD3P3V_PWDN

VDD 3.3-V I/O Powerdown Control (see Section 3.2, Power

Considerations).

0x01C4 004C

DDRVTPER

DDR2 VTP Enable Register (see Section 6.9.4, DDR2 Memory

Controller).

0x01C4 0050 - 0x01C4 0080

–

Reserved

0x01C4 0084

TIMERCTL

Timer Control (see Section 3.6.2.2, Timer Control Register).

0x01C4 0088

EDMATCCFG

EDMA Transfer Controller Default Burst Size Configuration (see

Section 3.6.2.3, EDMA TC Configuration Register).

0x01C4 008C

–

Reserved

Submit Documentation Feedback

Device Configurations

TNETV1644ZDU6 Datasheet(PDF) 73 Page - Texas Instruments

TNETV1644ZDU6 Datasheet(HTML) 73 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL