| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
STM8S005C6 Datasheet(PDF) 73 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM8S005C6 Datasheet(HTML) 73 Page - STMicroelectronics |
|
73 / 97 page ![]() DocID022186 Rev 4 73/97 STM8S005C6 STM8S005K6 Electrical characteristics 84 Figure 35. Typical NRST pull-up resistance vs VDD @ 3 temperatures Figure 36. Typical NRST pull-up current vs VDD @ 3 temperatures The reset network shown in Figure 37 protects the device against parasitic resets. The user must ensure that the level on the NRST pin can go below the VIL max. level specified in Table 36. Otherwise the reset is not taken into account internally. For power consumption sensitive applications, the capacity of the external reset capacitor can be reduced to limit charge/discharge current. If the NRST signal is used to reset the external circuitry, care must be taken of the charge/discharge time of the external capacitor to fulfill the external device’s reset timing conditions. The minimum recommended capacity is 10 nF. |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |