Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Mexican  ▼
ALLDATASHEET.COM.MX

X  

STA339BWS Datasheet(PDF) 29 Page - STMicroelectronics

No. de pieza STA339BWS
Descripción Electrónicos  FFX with 100-dB SNR and dynamic range
PDF  79 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  STMICROELECTRONICS [STMicroelectronics]
Página de inicio  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STA339BWS Datasheet(HTML) 29 Page - STMicroelectronics

Back Button STA339BWS Datasheet HTML 25Page - STMicroelectronics STA339BWS Datasheet HTML 26Page - STMicroelectronics STA339BWS Datasheet HTML 27Page - STMicroelectronics STA339BWS Datasheet HTML 28Page - STMicroelectronics STA339BWS Datasheet HTML 29Page - STMicroelectronics STA339BWS Datasheet HTML 30Page - STMicroelectronics STA339BWS Datasheet HTML 31Page - STMicroelectronics STA339BWS Datasheet HTML 32Page - STMicroelectronics STA339BWS Datasheet HTML 33Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 29 / 79 page
background image
DocID015276 Rev 8
29/79
STA339BWS
Register description
79
To make the STA339BWS work properly, the serial audio interface LRCKI clock must be
synchronous to the PLL output clock. It means that:
 N-4< = (frequency of PLL clock) / (frequency of LRCKI) = < N+4 cycles,
where N depends on the settings in Table 13 on page 26
 the PLL must be locked.
If these two conditions are not met, and IDE bit (register 0x05, bit 2) is set to 1, the
STA339BWS immediately mutes the I2S PCM data out (provided to the processing block)
and it freezes any active processing task.
Clock desyncronization can happen during STA339BWS operation because of source
switching or TV channel change. To avoid audio side effects, like click or pop noise, it is
strongly recommended to complete the following actions:
1.
soft volume change
2.
I2C read /write instructions
while the serial audio interface and the internal PLL are still synchronous.
Delay serial clock enable
64 * fs
0000
1
I2S 24-bit data
0100
1
I2S 20-bit data
1000
1
I2S 18-bit data
1100
1
LSB first I2S 16-bit data
0001
1
Left-justified 24-bit data
0101
1
Left-justified 20-bit data
1001
1
Left-justified 18-bit data
1101
1
Left-justified 16-bit data
0010
1
Right-justified 24-bit data
0110
1
Right-justified 20-bit data
1010
1
Right-justified 18-bit data
1110
1
Right-justified 16-bit data
Table 21. Delay serial clock enable
Bit
R/W
RST
Name
Description
5
R/W
0
DSCKE
0: no serial clock delay
1: serial clock delay by 1 core clock cycle to tolerate
anomalies in some I2S master devices
Table 20. Supported serial audio input formats for LSB-first (SAIFB = 1) (continued)
BICKI
SAI [3:0]
SAIFB
Interface Format



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com