| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
STA339BWS Datasheet(PDF) 50 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STA339BWS Datasheet(HTML) 50 Page - STMicroelectronics |
|
50 / 79 page ![]() Register description STA339BWS 50/79 DocID015276 Rev 8 Binary output enable registers Each individual channel output can be set to output a binary PWM stream. In this mode output A of a channel is considered the positive output and output B is negative inverse. Limiter select Limiter selection can be made on a per-channel basis according to the channel limiter select bits. CxLS bits are not considered when dual band DRC (Section 7.13.1 on page 67) or EQ DRC (Section 7.13.2) is used. . Output mapping Output mapping can be performed on a per channel basis according to the CxOM channel output mapping bits. Each input into the output configuration engine can receive data from any of the three processing channel outputs. . Table 62. Binary output enable registers CxBO Mode 0 FFX output operation 1 Binary output Table 63. Channel limiter mapping as a function of CxLS bits CxLS[1:0] Channel limiter mapping 00 Channel has limiting disabled 01 Channel is mapped to limiter #1 10 Channel is mapped to limiter #2 Table 64. Channel output mapping as a function of CxOM bits CxOM[1:0] Channel x output source from 00 Channel1 01 Channel 2 10 Channel 3 |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |