| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
WM8775EDS/R Datasheet(PDF) 15 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8775EDS/R Datasheet(HTML) 15 Page - Wolfson Microelectronics plc |
|
15 / 36 page ![]() Product Preview WM8775 w PP Rev 1.8, June 2004 15 DIGITAL AUDIO INTERFACE MASTER AND SLAVE MODES The audio interface operates in either Slave or Master mode, selectable using the MS control bit. In both Master and Slave modes ADCDAT is always an output. The default is Slave mode. In Slave mode (MS=0) ADCLRC and BCLK are inputs to the WM8775 (Figure 10). ADCLRC is sampled by the WM8775 on the rising edge of BCLK. ADC data is output on DOUT and changes on the falling edge of BCLK. By setting control bit BCLKINV the polarity of BCLK may be reversed so that ADCLRC is sampled on the falling edge of BCLK and DOUT changes on the rising edge of BCLK. BCLK DOUT ADCLRC WM8775 ADC DVD Controller Figure 10 Slave Mode In Master mode (MS=1) ADCLRC and BCLK are outputs from the WM8775 (Figure 11). ADCLRC and BITCLK are generated by the WM8775. ADCDAT is output on DOUT and changes on the falling edge of BCLK. By setting control bit BCLKINV, the polarity of BCLK may be reversed so that DOUT changes on the rising edge of BCLK. BCLK DOUT ADCLRC WM8775 ADC DVD Controller Figure 11 Master Mode |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |