| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
AM652X Datasheet(PDF) 154 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
AM652X Datasheet(HTML) 154 Page - Texas Instruments |
|
154 / 299 page ![]() VIN0_PCLK (Negative-edge clocking) VIN_DATA[15:0] CAL_CCDC_TIMINGS_02 V4 V5 VIN0_PCLK (Positive-edge clocking) CAL_CCDC_TIMINGS_01 VIN0_PCLK V2 V1 V3 154 AM6548, AM6528, AM6546 AM6526, AM6527 SPRSP08E – NOVEMBER 2017 – REVISED OCTOBER 2018 www.ti.com Submit Documentation Feedback Product Folder Links: AM6548 AM6528 AM6546 AM6526 AM6527 Specifications Copyright © 2017–2018, Texas Instruments Incorporated 5.11.5 Peripherals 5.11.5.1 VIN Table 5-28, Figure 5-26, and Figure 5-27 present timing requirements for LVDSRX interface. Table 5-28. Timing Requirements for LVDSRX (1) NO. PARAMETER DESCRIPTION MODE MIN MAX UNIT V1 tc(PCLK) Cycle time, VIN0_PCLK Positive-edge Reference Clock 5.76(1) ns V2 tw(PCLKH) Pulse duration, VIN0_PCLK high Positive-edge Reference Clock 0.45 × P (2) ns V3 tw(PCLKL) Pulse duration, VIN0_PCLK low Positive-edge Reference Clock 0.45 × P (2) ns V4 tsu(PCLK-CTL/DATA) Input setup time, control (VIN0_HD, VIN0_VD) and data (VIN0_DATA[15:0]) valid to VIN0_PCLK transition Positive-edge Reference Clock 2.38 ns V5 th(CTL/DAT-PCLK) Input hold time, control (VIN0_HD, VIN0_VD) valid to VIN0_PCLK transition Positive-edge Reference Clock -0.05 ns (1) For maximum frequency of 165 MHz (2) P = VIN0_PCLK period Figure 5-26. LVDSRX Input Clock Signal Figure 5-27. LVDSRX Input Timings 5.11.5.2 CPSW2G For more details about features and additional description information on the device Gigabit Ethernet MAC, see the corresponding sections within Section 4.3, Signal Descriptions and Section 6, Detailed Description. 5.11.5.2.1 CPSW2G MDIO Interface Timings Table 5-29, Table 5-30, and Figure 5-28 present timing requirements for MDIO. Table 5-29. Timing Requirements for MDIO Input NO. PARAMETER MIN MAX UNIT MDIO1 tsu(MDIO_MDC) Setup time, MDIO_DATA valid before MDIO_CLK high 90 ns MDIO2 th(MDIO_MDC) Hold time, MDIO_DATA valid after MDIO_CLK high 0 ns |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |