| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
GD5F1GQ4REFJS Datasheet(PDF) 14 Page - GigaDevice Semiconductor (Beijing) Inc. |
|
|
|||||||||||||||||||||||||||||
GD5F1GQ4REFJS Datasheet(HTML) 14 Page - GigaDevice Semiconductor (Beijing) Inc. |
|
14 / 60 page ![]() SPI(x1/x2/x4) NAND Flash 1G 14 6 WRITE OPERATIONS 6.1 Write Enable (WREN) (06H) The Write Enable (WREN) command is for setting the Write Enable Latch (WEL) bit. The Write Enable Latch (WEL) bit must be set prior to following operations that change the contents of the memory array: • Page program • OTP program/OTP protection • Block erase The WEL bit can be cleared after a reset command. Figure6-1. Write Enable Sequence Diagram Command 0 1 2 3 4 5 6 7 06H CS# SCLK SI SO High-Z 6.2 Write Disable (WRDI) (04H) The Write Disable command is for resetting the Write Enable Latch (WEL) bit. The WEL bit is also reset by following condition: • Page program • OTP program/OTP protection • Block erase Figure6-2. Write Disable Sequence Diagram Command 0 1 2 3 4 5 6 7 04H CS# SCLK SI SO High-Z |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |