STM32F103XC datasheet(17/143 Pages) STMICROELECTRONICS

17 / 143 page

DS5792 Rev 13

17/143

STM32F103xC, STM32F103xD, STM32F103xE

Description

135

2.3.10

Boot modes

At startup, boot pins are used to select one of three boot options:

•

Boot from user Flash: you have an option to boot from any of two memory banks. By

default, boot from Flash memory bank 1 is selected. You can choose to boot from Flash

memory bank 2 by setting a bit in the option bytes.

•

Boot from system memory

•

Boot from embedded SRAM

The boot loader is located in system memory. It is used to reprogram the Flash memory by

using USART1.

2.3.11

Power supply schemes

•

VDD = 2.0 to 3.6 V: external power supply for I/Os and the internal regulator.

Provided externally through VDD pins.

•

VSSA, VDDA = 2.0 to 3.6 V: external analog power supplies for ADC, DAC, Reset

blocks, RCs and PLL (minimum voltage to be applied to VDDA is 2.4 V when the ADC

or DAC is used). VDDA and VSSA must be connected to VDD and VSS, respectively.

•

VBAT = 1.8 to 3.6 V: power supply for RTC, external clock 32 kHz oscillator and backup

registers (through power switch) when VDD is not present.

For more details on how to connect power pins, refer to Figure 12: Power supply scheme.

2.3.12

Power supply supervisor

The device has an integrated power-on reset (POR)/power-down reset (PDR) circuitry. It is

always active, and ensures proper operation starting from/down to 2 V. The device remains

in reset mode when VDD is below a specified threshold, VPOR/PDR, without the need for an

external reset circuit.

The device features an embedded programmable voltage detector (PVD) that monitors the

VDD/VDDA power supply and compares it to the VPVD threshold. An interrupt can be

generated when VDD/VDDA drops below the VPVD threshold and/or when VDD/VDDA is

higher than the VPVD threshold. The interrupt service routine can then generate a warning

message and/or put the MCU into a safe state. The PVD is enabled by software. Refer to

Table 12: Embedded reset and power control block characteristics for the values of

VPOR/PDR and VPVD.

2.3.13

Voltage regulator

The regulator has three operation modes: main (MR), low-power (LPR) and power down.

•

MR is used in the nominal regulation mode (Run)

•

LPR is used in the Stop modes.

•

Power down is used in Standby mode: the regulator output is in high impedance: the

kernel circuitry is powered down, inducing zero consumption (but the contents of the

registers and SRAM are lost)

This regulator is always enabled after reset. It is disabled in Standby mode.

STM32F103XC Datasheet(PDF) 17 Page - STMicroelectronics

STM32F103XC Datasheet(HTML) 17 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL