 |
Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
|
Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
STM32H7B3AI Datasheet(PDF) 168 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32H7B3AI Datasheet(HTML) 168 Page - STMicroelectronics |
|
|
168 / 238 page  Table 113. TIMx characteristics Symbol Parameter Conditions(1) Min(2) Max(2) Unit tres(TIM) Timer resolution time AHB/APBx prescaler=1 or 2 or 4, fTIMxCLK = 280 MHz 1 - tTIMxCLK AHB/APBx prescaler>4, fTIMxCLK = 140 MHz 1 - tTIMxCLK fEXT Timer external clock frequency on CH1 to CH4 fTIMxCLK = 280 MHz 0 fTIMxCLK/2 MHz ResTIM Timer resolution - 16/32 bit tMAX_COUNT Maximum possible count with 32- bit counter - - 65536 × 65536 tTIMxCLK 1. The maximum timer frequency on APB1 or APB2 is up to 280 MHz, by setting the TIMPRE bit in the RCC_CFGR register. If APBx prescaler is 1 or 2 or 4, then TIMxCLK = rcc_hclk1, otherwise TIMxCLK = 4x Frcc_pclkx_d2. 2. Guaranteed by design. 6.3.35 Low-power timer characteristics Table 114. LPTIMx characteristics Symbol Parameter Min Max Unit tres(TIM) Timer resolution time 1 - tTIMxCLK fLPTIMxCLK Timer kernel clock 0 100 MHz fEXT Timer external clock frequency on Input1 and Input2 0 fLPTIMxCLK/2 ResTIM Timer resolution - 16 bit tMAX_COUNT Maximum possible count - 65536 tTIMxCLK 6.3.36 Communication interfaces 6.3.36.1 I2C interface characteristics The I2C interface meets the timings requirements of the I2C-bus specification and user manual revision 03 for: • Standard-mode (Sm): with a bit rate up to 100 kbit/s • Fast-mode (Fm): with a bit rate up to 400 kbit/s • Fast-mode Plus (Fm+): with a bit rate up to 1 Mbit/s. The parameters given in Table 115 and Table 116are obtained with the following configuration: • Output speed is set to OSPEEDRy[1:0] = 00 Note: At VOS1, the performance can be degraded by up to 5 % compared to VOS0. This is indicated by a footnote when applicable. The I2C timings requirements are guaranteed by design when the I2C peripheral is properly configured (refer to RM0455 reference manual) and when the i2c_ker_ck frequency is greater than the minimum shown in the table below: Table 115. Minimum i2c_ker_ck frequency in all I2C modes Symbol Parameter Condition Min Unit fI2CCLK I2CCLK frequency Standard-mode - 2 MHz Fast-mode Analog Filtre ON, DNF=0 9 Analog Filtre OFF, DNF=1 9 Fast-mode Plus Analog Filtre ON, DNF=0 19 STM32H7B3xI Operating conditions DS13139 - Rev 8 page 168/238 |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Mexican ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
