Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Mexican  ▼
ALLDATASHEET.COM.MX

X  

STM32H7B3AI Datasheet(PDF) 174 Page - STMicroelectronics

No. de pieza STM32H7B3AI
Descripción Electrónicos  32-bit Arm® Cortex®-M7 280 MHz MCUs, 2-Mbyte flash memory, 1.4-Mbyte RAM, 46 com. and analog interfaces, SMPS, crypto
PDF  238 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  STMICROELECTRONICS [STMicroelectronics]
Página de inicio  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32H7B3AI Datasheet(HTML) 174 Page - STMicroelectronics

Back Button STM32H7B3AI Datasheet HTML 170Page - STMicroelectronics STM32H7B3AI Datasheet HTML 171Page - STMicroelectronics STM32H7B3AI Datasheet HTML 172Page - STMicroelectronics STM32H7B3AI Datasheet HTML 173Page - STMicroelectronics STM32H7B3AI Datasheet HTML 174Page - STMicroelectronics STM32H7B3AI Datasheet HTML 175Page - STMicroelectronics STM32H7B3AI Datasheet HTML 176Page - STMicroelectronics STM32H7B3AI Datasheet HTML 177Page - STMicroelectronics STM32H7B3AI Datasheet HTML 178Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 174 / 238 page
background image
Capacitive load CL = 30 pF
Measurement points are done at CMOS levels: 0.5VDD
IO Compensation cell activated.
HSLV activated when VDD ≤ 2.7 V
VOS level set to VOS0
Note:
At VOS1, the performance can be degraded by up to 5 % compared to VOS0. This is indicated by a footnote
when applicable.
Refer to Section 6.3.16 I/O port characteristics for more details on the input/output alternate function
characteristics (CK,SD,WS).
Table 119. I2S dynamic characteristics
Symbol
Parameter
Conditions
Min(1)
Max(1)(2)
Unit
fMCK
I2S main clock output
-
-
50
MHz
fCK
I2S clock frequency
Master Tx
-
50/33(3)
MHz
Master Rx
-
40
Slave Tx
-
31/18.5(3)
Slave Rx
-
50
tv(WS)
WS valid time
Master mode
-
5.5
ns
th(WS)
WS hold time
Master mode
0
-
tsu(WS)
WS setup time
Slave mode
2
-
th(WS)
WS hold time
Slave mode
1
-
tsu(SD_MR)
Data input setup time
Master receiver
2
-
tsu(SD_SR)
Slave receiver
2
-
th(SD_MR)
Data input hold time
Master receiver
4.5
-
th(SD_SR)
Slave receiver
1
-
tv(SD_ST)
Data output valid time
Slave transmitter (after enable edge)
-
16/27(3)
tv(SD_MT)
Master transmitter (after enable edge)
-
4/15(3)
th(SD_ST)
Data output hold time
Slave transmitter (after enable edge)
7
-
th(SD_MT)
Master transmitter (after enable edge)
0
-
1. Guaranteed by characterization results.
2. At VOS1, these values are degraded by up to 5 %.
3. Using PC3_C / PC2_C (not available on all packages).
STM32H7B3xI
Operating conditions
DS13139 - Rev 8
page 174/238



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com