Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Mexican  ▼
ALLDATASHEET.COM.MX

X  

STM32H523VCY7 Datasheet(PDF) 38 Page - STMicroelectronics

No. de pieza STM32H523VCY7
Descripción Electrónicos  Arm Cortex -M33 32-bit MCUTrustZone FPU, 375 DMIPS Arm Cortex -M33 32-bit MCUTrustZone FPU, 375 DMIPS
PDF  228 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  STMICROELECTRONICS [STMicroelectronics]
Página de inicio  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32H523VCY7 Datasheet(HTML) 38 Page - STMicroelectronics

Back Button STM32H523VCY7 Datasheet HTML 34Page - STMicroelectronics STM32H523VCY7 Datasheet HTML 35Page - STMicroelectronics STM32H523VCY7 Datasheet HTML 36Page - STMicroelectronics STM32H523VCY7 Datasheet HTML 37Page - STMicroelectronics STM32H523VCY7 Datasheet HTML 38Page - STMicroelectronics STM32H523VCY7 Datasheet HTML 39Page - STMicroelectronics STM32H523VCY7 Datasheet HTML 40Page - STMicroelectronics STM32H523VCY7 Datasheet HTML 41Page - STMicroelectronics STM32H523VCY7 Datasheet HTML 42Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 38 / 228 page
background image
Functional overview
STM32H523xx
38/228
DS14540 Rev 1
3.21
Delay block (DLYB)
The delay block (DLYB) is used to generate an output clock dephased from the input clock.
The phase of the output clock must be programmed by the user application. The output
clock is then used to clock the data received by another peripheral such as an SDMMC or
Octo-SPI interface. The delay is voltage and temperature dependent, that may require the
application to re-configure and recenter the output clock phase with the received data.
The delay block main features are:
•
Input clock frequency ranging from 25 to 250 MHz
•
Up to 12 oversampling phases
3.22
Analog-to-digital converter (ADC1 and ADC2)
The devices embed two successive approximation analog-to-digital converters.
Table 5. ADC features
Mode/feature
ADC1
ADC2
Resolution
12 bit
Maximum sampling speed
up to 5 Msps (12-bit resolution)
Dual mode operation
X
Hardware offset calibration
X
Hardware linearity calibration
-
Single-end input
X
Differential input
X
Injected channel conversion
X
Oversampling
Up to x256
Data register
16 bits
Data register FIFO depth
3 stages
DMA support
X
Parallel data output to ADF
-
Offset compensation
X
Gain compensation
-
Number of analog watchdogs
3
Option register
X



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com