CDCE62005RGZR datasheet(4/76 Pages) TI

4 / 76 page

CDCE62005

SCAS862 – NOVEMBER 2008........................................................................................................................................................................................... www.ti.com

PIN FUNCTIONS (continued)

TYPE

DESCRIPTION

NAME

QFN

REF_SEL

If Auto Reference Select Mode is OFF this Pin acts as External Input Reference Select Pin;

The REF_SEL signal selects one of the two input clocks:

REF_SEL [1]: PRI_IN is selected; REF_SEL [0]: SEC_IN is selected;

The input has an internal 150-k

Ω pull-up resistor if left unconnected it will default to logic level “1”.

If Auto Reference Select Mode in ON this Pin not used.

Power_Down

Active Low. Power down mode can be activated via this pin. See Table 14 for more details. The

input has an internal 150-k

Ω pull-up resistor if left unconnected it will default to logic level “1”.

SPI_LE has to be HIGH in order for the rising edge of Power_Down signal to load the EEPROM.

SYNC

Active Low. Sync mode can be activated via this pin. See Table 14 for more details. The input has

an internal 150-k

Ω, pull-up resistor if left unconnected it will default to logic level “1”.

AUX IN

Auxiliary Input is a single ended input including an on-board oscillator circuit so that a crystal may

be connected.

AUX OUT

Auxiliary Output LVCMOS level that can be programmed via SPI interface to be driven by Output 2

or Output 3.

PRI REF+

Universal Input Buffer (LVPECL, LVDS, LVCMOS) positive input for the Primary Reference Clock,

PRI REF–

Universal Input Buffer (LVPECL, LVDS) negative input for the Primary Reference Clock. In case of

LVCMOS signaling Ground this pin.

SEC REF+

Universal Input Buffer (LVPECL, LVDS, LVCMOS) positive input for the Secondary Reference

Clock,

SEC REF–

Universal Input Buffer (LVPECL, LVDS,) negative input for the Secondary Reference Clock. In

case of LVCMOS signaling Ground this pin.

TESTOUTA

Analog

Analog Test Point for Use for TI Internal Testing. Pull Down to GND Via a 1k

Ωs Resistor.

REG_CAP1

Analog

Capacitor for the internal Regulator. Connect to a 10uF Capacitor (Y5V)

REG_CAP2

Analog

Capacitor for the internal Regulator. Connect to a 10uF Capacitor (Y5V)

VBB

Analog

Capacitor for the internal termination Voltage. Connect to a 1uF Capacitor (Y5V)

EXT_LFP

Analog

External Loop Filter Input Positive

EXT_LFN

Analog

External Loop Filter Input Negative.

PLL_LOCK

AI/O

Output that indicates PLL Lock Status. See Figure 36.

U0P:U0N

27, 28

The Main outputs of CDCE62005 are user definable and can be any combination of up to 5

LVPECL outputs, 5 LVDS outputs or up to 10 LVCMOS outputs. The outputs are selectable via

U1P:U1N:

19, 20

SPI interface. The power-up setting is EEPROM configurable.

U2P:U2N

16,17

U3P:U3N

9, 10

U4P:U4N

6, 7

Submit Documentation Feedback

Product Folder Link(s) :CDCE62005

CDCE62005RGZR Datasheet(PDF) 4 Page - Texas Instruments

CDCE62005RGZR Datasheet(HTML) 4 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76

Datasheet Descarga

Enlace URL