DAC5687IPZP datasheet(55/79 Pages) TI

55 / 79 page

www.ti.com

Digital Inputs

DA[15:0]

DB[15:0]

SLEEP

PHSTR

TXENABLE

QFLAG

SDIO

SCLK

SDENB

Internal

Digital In

IOVDD

IOGND

RESETB

Internal

Digital In

IOVDD

IOGND

S0027-01

Clock Inputs

CLK

Internal

Digital In

CLKC

CLKGND

10 k

Ω

CLKVDD

10 k

Ω

10 k

Ω

10 k

Ω

CLKVDD

S0028-01

DAC5687

SLWS164E – FEBRUARY 2005 – REVISED SEPTEMBER 2006

QOUT(t) = (IIN(t)sin(2π × 0 × t + π/4) + 0 × cos(2π × 0 × t + π/4)) × 2

(1 – 1) = I

IN(t)sin(π/4) = IIN(t)/2

Applying the QMC gain of 1446, equivalent to 2½, increases the signal back to unity gain through the FMIX and

the QMC blocks.

Note that with this termination, the DAC side of the transformer is not 50-

Ω terminated and therefore may result

in reflections when used with a cable output.

Figure 63 shows a schematic of the equivalent CMOS digital inputs of the DAC5687. DA[15:0], DB[15:0], SLEEP,

PHSTR, TXENABLE, QFLAG, SDIO, SCLK, and SDENB have pulldown resistors and RESETB has a pullup

resistor internal to the DAC5687. See the specification table for logic thresholds. The pullup and pulldown

circuitry is approximately equivalent to 100 k

Ω.

Figure 63. CMOS/TTL Digital Equivalent Input

Figure 64 shows an equivalent circuit for the clock input.

Figure 64. Clock Input Equivalent Circuit

Figure 65, Figure 66, and Figure 67 show various input configurations for driving the differential clock input

(CLK/CLKC).

Submit Documentation Feedback

Product Folder Link(s): DAC5687

DAC5687IPZP Datasheet(PDF) 55 Page - Texas Instruments

DAC5687IPZP Datasheet(HTML) 55 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79

Datasheet Descarga

Enlace URL