6

ICS9248-127

Byte 4: Reserved Active/Inactive Register (1 = enable, 0 = disable)

Byte 5: Peripheral Active/Inactive Register (1 = enable, 0 = disable)

Notes:

1. Inactive means outputs are held LOW and are disabled from switching.

2. Latched Frequency Selects (FS#) will be inverted logic load of the input frequency select pin conditions.

t

i

B#

n

i

PD

W

Pn

o

i

t

p

i

r

c

s

e

D

7

t

i

B-

1

)

d

e

v

r

e

s

e

R

(

6

t

i

B-

1

)

d

e

v

r

e

s

e

R

(

5

t

i

B-

1

)

d

e

v

r

e

s

e

R

(

4

t

i

B-

1

)

d

e

v

r

e

s

e

R

(

3

t

i

B-

X

#

1

S

F

d

e

h

c

t

a

L

2

t

i

B-

1

)

d

e

v

r

e

s

e

R

(

1

t

i

B-

X

#

3

S

F

d

e

h

c

t

a

L

0

t

i

B-

1

)

d

e

v

r

e

s

e

R

(

t

i

B#

n

i

PD

W

Pn

o

i

t

p

i

r

c

s

e

D

7

t

i

B4

31

)

t

c

a

n

I

/

t

c

A

(

3

M

A

R

D

S

6

t

i

B5

31

)

t

c

a

n

I

/

t

c

A

(

2

M

A

R

D

S

5

t

i

B7

31

)

t

c

a

n

I

/

t

c

A

(

1

M

A

R

D

S

4

t

i

B8

31

)

t

c

a

n

I

/

t

c

A

(

0

M

A

R

D

S

3

t

i

B6

21

)

t

c

a

n

I

/

t

c

A

(

z

H

M

8

4

2

t

i

B5

21

)

t

c

a

n

I

/

t

c

A

(

z

H

M

4

2

1

t

i

B8

41

)

t

c

a

n

I

/

t

c

A

(

1

F

E

R

0

t

i

B2

1

)

t

c

a

n

I

/

t

c

A

(

0

F

E

R