A25GFM080QL datasheet(22/58 Pages) AMICC

22 / 58 page

A25LQ080 Series

(April, 2016, Version 1.0)

AMIC Technology Corp.

Read Data Bytes at Higher Speed by Quad Output (FAST_READ_QUAD_OUTPUT)

The FAST_READ_QUAD_OUTPUT (6Bh) instruction is

similar to the FAST_READ (0Bh) instruction except the data

is output on four pins (IO0, IO1, IO2, IO3), instead of just DO.

This allows data to be transferred from the A25LQ080 at

quadruple the rate of standard SPI devices.

Similar

the

FAST_READ

instruction,

the

FAST_READ_QUAD_OUTPUT instruction can operate at

the highest possible frequency of fC (See AC Characteristics).

This is accomplished by adding eight “dummy” clocks after

the 24-bit address as shown in figure 11. The dummy clocks

allow the device’s internal circuits additional time for setting

up the initial address. The input data during the dummy

clocks is “don’t care”. However, the IO pins should be

high-impedance prior to the falling edge of the first data out

clock.

Figure 11. FAST_READ_QUAD_OUTPUT Instruction Sequence and Data-Out Sequence

Instruction (6Bh)

High Impedance

MSB

810

01 2 3 4 5 6 7

24-Bit Address

28 29 30 31

23 22 21

3 21 0

IO0

32 33 34 35 36 37 38 39

65 4

40 41 42 43 44 45 46 47

Dummy Byte

5 1 51 51 5

4 0 4 0 4 0 4 0

IO switches from input to output

IO1,2,3

IO0

IO1

6 2 62 62 6

IO2

7 3 73 73 7

Data Out 1Data Out 2Data Out 3Data Out 4

IO3

Note: Address bits A23 to A20 are Don’t Care, for A25LQ080.

A25GFM080QL Datasheet(PDF) 22 Page - AMIC Technology

A25GFM080QL Datasheet(HTML) 22 Page - AMIC Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58

Datasheet Descarga

Enlace URL