TNETV2501INPGF datasheet(73/197 Pages) TI1

73 / 197 page

Functional Overview

December 2002 − Revised November 2008

SPRS206K

3.9.5.8

Oscillator Wakeup Control Register (WKEN)

This register controls whether different events in the system are enabled to wake up the device after entering

OSCPWRDN.

Reserved

R, 00000000

Reserved

WKEN4

WKEN3

WKEN2

WKEN1

WKEN0

R, 000

R/W, 1

LEGEND: R = Read, W = Write, n = value at reset

Figure 3−22. Oscillator Wakeup Control Register Layout (0x1C98)

Table 3−19. Oscillator Wakeup Control Register Bit Field Description

BIT NAME

BIT NO.

ACCESS

RESET VALUE

DESCRIPTION

Reserved

15:5

00000000000

Reserved. Reads return 0. Writes have no effect.

WKEN4

R/W

Input INT3 can wake up the oscillator when the OSCPWRDN bit in

PLLCSR is asserted to logic 1.

WKEN4 = 0: Wake-up enabled. A low-to-high transition on INT3

wakes up the oscillator and clears the OSCPWRDN bit.

WKEN4 = 1: Wake-up disabled. A low-to-high transition on INT3 does

not wake up the oscillator.

WKEN3

R/W

Input INT2 can wake up the oscillator when the OSCPWRDN bit in

PLLCSR is asserted to logic 1.

WKEN3 = 0: Wake-up enabled. A low-to-high transition on INT2

wakes up the oscillator and clears the OSCPWRDN bit.

WKEN3 = 1: Wake-up disabled. A low-to-high transition on INT2 does

not wake up the oscillator.

WKEN2

R/W

Input INT1 can wake up the oscillator when the OSCPWRDN bit in

PLLCSR is asserted to logic 1.

WKEN2 = 0: Wake-up enabled. A low-to-high transition on INT1

wakes up the oscillator and clears the OSCPWRDN bit.

WKEN2 = 1: Wake-up disabled. A low-to-high transition on INT1 does

not wake up the oscillator.

WKEN1

R/W

Input INT0 can wake up the oscillator when the OSCPWRDN bit in

PLLCSR is asserted to logic 1.

WKEN1 = 0: Wake-up enabled. A low-to-high transition on INT0

wakes up the oscillator and clears the OSCPWRDN bit.

WKEN1 = 1: Wake-up disabled. A low-to-high transition on INT0

does not wake up the oscillator.

WKEN0

R/W

Input NMI can wake up the oscillator when the OSCPWRDN bit in

PLLCSR is asserted to logic 1.

WKEN0 = 0: Wake-up enabled. A low-to-high transition on NMI

wakes up the oscillator and clears the OSCPWRDN bit.

WKEN0 = 1: Wake-up disabled. A low-to-high transition on NMI

does not wake up the oscillator.

TNETV2501INPGF Datasheet(PDF) 73 Page - Texas Instruments

TNETV2501INPGF Datasheet(HTML) 73 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL