STM32H7B3AI datasheet(236/238 Pages) STMICROELECTRONICS

236 / 238 page

Figure 53.

OctoSPI Hyperbus write............................................................ 144

Figure 54.

ADC conversion timing diagram ...................................................... 148

Figure 55.

ADC accuracy characteristics ........................................................ 149

Figure 56.

Typical connection diagram using the ADC with FT/TT pins featuring analog switch function............. 150

Figure 57.

Power supply and reference decoupling (VREF+ not connected to VDDA)........................... 151

Figure 58.

Power supply and reference decoupling (VREF+ connected to VDDA) ............................. 151

Figure 59.

12-bit buffered /non-buffered DAC..................................................... 154

Figure 60.

Channel transceiver timing diagrams ................................................... 162

Figure 61.

DCMI timing diagram.............................................................. 163

Figure 62.

PSSI timing diagram in Transmit mode ................................................. 165

Figure 63.

PSSI timing diagram in Receive mode .................................................. 165

Figure 64.

LCD-TFT horizontal timing diagram .................................................... 167

Figure 65.

LCD-TFT vertical timing diagram...................................................... 167

Figure 66.

USART timing diagram in Master mode ................................................. 170

Figure 67.

USART timing diagram in Slave mode .................................................. 171

Figure 68.

SPI timing diagram - slave mode and CPHA = 0 ........................................... 172

Figure 69.

SPI timing diagram - slave mode and CPHA = 1(1) ......................................... 173

Figure 70.

SPI timing diagram - master mode(1) ................................................... 173

Figure 71.

I2S slave timing diagram (Philips protocol)(1) ............................................. 175

Figure 72.

I2S master timing diagram (Philips protocol)(1) ............................................ 175

Figure 73.

SAI master timing waveforms ........................................................ 177

Figure 74.

SAI slave timing waveforms ......................................................... 177

Figure 75.

MDIO Slave timing diagram ......................................................... 178

Figure 76.

SDIO high-speed mode ............................................................ 180

Figure 77.

SD default mode................................................................. 180

Figure 78.

DDR mode..................................................................... 180

Figure 79.

ULPI timing diagram .............................................................. 182

Figure 80.

JTAG timing diagram .............................................................. 183

Figure 81.

SWD timing diagram .............................................................. 183

Figure 82.

LQFP64 - Outline(15.).............................................................. 185

Figure 83.

LQFP64 - Recommended footprint .................................................... 187

Figure 84.

LQFP64 marking example (package top view) ............................................ 188

Figure 85.

LQFP100 - Outline(15.)............................................................. 189

Figure 86.

LQFP100 - Recommended footprint ................................................... 191

Figure 87.

LQFP100 marking example (package top view) ........................................... 192

Figure 88.

TFBGA100 - Outline .............................................................. 193

Figure 89.

TFBGA100 - Recommended footprint .................................................. 194

Figure 90.

TFBGA100 marking example (package top view) .......................................... 196

Figure 91.

WLCSP132 - Outline .............................................................. 197

Figure 92.

WLCSP132 - Recommended footprint .................................................. 198

Figure 93.

WLCSP132 marking example (package top view) .......................................... 199

Figure 94.

LQFP144 - Outline(15.)............................................................. 200

Figure 95.

LQFP144 - Recommended footprint ................................................... 202

Figure 96.

LQFP144 marking example (package top view) ........................................... 203

Figure 97.

LQFP176 - Outline(15.)............................................................. 204

Figure 98.

LQFP176 - Recommended footprint ................................................... 206

Figure 99.

LQFP176 marking example (package top view) ........................................... 207

Figure 100. TFBGA216 - Outline .............................................................. 208

Figure 101. TFBGA216 - Recommended footprint .................................................. 209

Figure 102. TFBGA216 marking example (package top view) .......................................... 210

Figure 103. TFBGA225 - Outline ...............................................................211

Figure 104. TFBGA225 - Recommended footprint .................................................. 212

Figure 105. TFBGA225 marking example (package top view) .......................................... 213

Figure 106. UFBGA169 - Outline .............................................................. 214

STM32H7B3xI

List of figures

DS13139 - Rev 8

page 236/238

STM32H7B3AI Datasheet(PDF) 236 Page - STMicroelectronics

STM32H7B3AI Datasheet(HTML) 236 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL