8V97052 datasheet(25/47 Pages) RENESAS

25 / 47 page

R31DS0022EU0110 Rev.1.1

Page 25

Feb 6, 2023

8V97052 Datasheet

5.4

Table 33. Register 3 Bit Allocation

Table 34. Register 3: 20 First Bits Feedback Divider Fractional Value (FRAC). Function Description

Table 35. Register 3: 1-Bit SCLKE. Function Description

Name

Description

Factory Defaults

Function[1]

1. This table is used along with Register 0 FRAC value in order to complete the 32 bits of FRAC.

FRAC

(FDiv[32:21])

FRAC

(FDiv[20:1])

(FDiv[32:21])

(FDiv[20:1])

Value

FDiv[32:1]

Feedback

Divider

Fractional Value

(FRAC)

0000 0000 0000

0000 0000

0000 0000 0000

0000 0000 0000 0000 0000

0000 0000 0000 0000 0001

0000 0000 0000 0000 0010

…

1111 1111 1111 1111 1111

(2^20)-1 = 1,048,575

0000 0000 0001

0000 0000 0000 0000 0000

2^20 = 1,048,576

…

1111 1111 1111 1111 1111

(2^21)-1

…

1111 1111 1111

0000 0000 0000 0000 0000

(2^20) * (2^12 - 1)

…

1111 1111 1111 1111 1111

2^32 - 1

Name

Description

Function[1]

1. The user has to set CB[3:1] to 011 in order to Write to Register 3.

CB[3:1]

Control bits

011 = Register 3 is programmed

CONTROL

BITS

RESERVED

FEEDBACK DIVIDER VALUE (FRAC)

(20 FIRST BITS OF THE 32 BITS FRAC VALUE)

8V97052 Datasheet(PDF) 25 Page - Renesas Technology Corp

8V97052 Datasheet(HTML) 25 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47

Datasheet Descarga

Enlace URL