| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
S25FL128SDPNFAQ Datasheet(PDF) 75 Page - Cypress Semiconductor |
|
|
|||||||||||||||||||||||||||||
S25FL128SDPNFAQ Datasheet(HTML) 75 Page - Cypress Semiconductor |
|
75 / 149 page ![]() Document Number: 001-98283 Rev. *M Page 74 of 148 S25FL128S/S25FL256S 9.3.2 Read Status Register-2 (RDSR2 07h) The Read Status Register (RDSR2) command allows the Status Register-2 contents to be read from SO. The Status Register-2 contents may be read at any time, even while a program, erase, or write operation is in progress. It is possible to read the Status Register-2 continuously by providing multiples of eight clock cycles. The status is updated for each eight cycle read. The maximum clock frequency for the RDSR2 command is 133 MHz. Figure 9.3 Read Status Register-2 (RDSR2) Command 9.3.3 Read Configuration Register (RDCR 35h) The Read Configuration Register (RDCR) command allows the Configuration Register contents to be read from SO. It is possible to read the Configuration Register continuously by providing multiples of eight clock cycles. The Configuration Register contents may be read at any time, even while a program, erase, or write operation is in progress. Figure 9.4 Read Configuration Register (RDCR) Command Sequence 9.3.4 Bank Register Read (BRRD 16h) The Read the Bank Register (BRRD) command allows the Bank address Register contents to be read from SO. The instruction is first shifted in from SI. Then the 8-bit Bank Register is shifted out on SO. It is possible to read the Bank Register continuously by providing multiples of eight clock cycles. The maximum operating clock frequency for the BRRD command is 133 MHz. Figure 46. Read Bank Register (BRRD) Command 1 3 210 9 8 7 6 5 4 0 14 13 12 11 Instruction 1 32 0 765 4 SCK SO High Impedance MSB Status Register-2 Out SI 15 18 17 16 22 21 20 19 1 32 0 7654 MSB Status Register-2 Out 23 7 MSB CS# 1 32 0 765 4 CS# SCK SI SO Phase 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 Instruction Register Read Repeat Register Read 7 6 5 4 7 6 5 4 3 2 1 0 3 2 1 0 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 High Impedance High Impedance 7 6 5 4 7 6 5 4 3 2 1 0 3 2 1 0 7 6 5 4 7 6 5 4 3 2 1 0 3 2 1 0 Bank Register Out Bank Register Out Bank Register Out Bank Register Out Instruction Instruction MSB MSB MSB MSB MSB MSB 7 MSB MSB CS# CS# SCK SCK SI SI SO SO |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |