Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Mexican  ▼
ALLDATASHEET.COM.MX

X  

74LVC161DB Datasheet(PDF) 4 Page - Nexperia B.V. All rights reserved

No. de pieza 74LVC161DB
Descripción Electrónicos  Presettable synchronous 4-bit binary counter; asynchronous reset
PDF  22 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  NEXPERIA [Nexperia B.V. All rights reserved]
Página de inicio  https://www.nexperia.com/
Logo NEXPERIA - Nexperia B.V. All rights reserved

74LVC161DB Datasheet(HTML) 4 Page - Nexperia B.V. All rights reserved

  74LVC161DB Datasheet HTML 1Page - Nexperia B.V. All rights reserved 74LVC161DB Datasheet HTML 2Page - Nexperia B.V. All rights reserved 74LVC161DB Datasheet HTML 3Page - Nexperia B.V. All rights reserved 74LVC161DB Datasheet HTML 4Page - Nexperia B.V. All rights reserved 74LVC161DB Datasheet HTML 5Page - Nexperia B.V. All rights reserved 74LVC161DB Datasheet HTML 6Page - Nexperia B.V. All rights reserved 74LVC161DB Datasheet HTML 7Page - Nexperia B.V. All rights reserved 74LVC161DB Datasheet HTML 8Page - Nexperia B.V. All rights reserved 74LVC161DB Datasheet HTML 9Page - Nexperia B.V. All rights reserved Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 22 page
background image
74LVC161
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 6 — 30 September 2013
4 of 22
NXP Semiconductors
74LVC161
Presettable synchronous 4-bit binary counter; asynchronous reset
5.
Pinning information
5.1 Pinning
5.2 Pin description
(1) This is not a supply pin. The substrate is attached to this
pad using conductive die attach material. There is no
electrical or mechanical requirement to solder this pad.
However, if it is soldered, the solder land should remain
floating or be connected to GND.
Fig 5.
Pin configuration for SO16 and (T)SSOP16
Fig 6.
Pin configuration for DHVQFN16
161
MR
VCC
CP
TC
D0
Q0
D1
Q1
D2
Q2
D3
Q3
CEP
CET
GND
PE
001aad086
1
2
3
4
5
6
7
8
10
9
12
11
14
13
16
15
001aad087
161
CEP
CET
D3
Q3
D2
Q2
D1
Q1
D0
Q0
CP
TC
GND(1)
Transparent top view
7
10
6
11
5
12
4
13
3
14
2
15
terminal 1
index area
Table 2.
Pin description
Symbol
Pin
Description
MR
1
synchronous master reset (active LOW)
CP
2
clock input (LOW-to-HIGH, edge-triggered)
D[0:3]
3, 4, 5, 6
data input
CEP
7
count enable input
GND
8
ground (0 V)
PE
9
parallel enable input (active LOW)
CET
10
count enable carry input
Q[0:3]
14, 13, 12, 11
flip-flop output
TC
15
terminal count output
VCC
16
supply voltage



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com