STLC5464 datasheet(74/83 Pages) STMICROELECTRONICS

74 / 83 page

VIII.30 - Interrupt Mask Register - IMR (3A)H

bit15

bit8

bit7

bit 0

IM13

IM12

IM11

IM10

IM9

IM8

IM7

IM6

IM5

IM4

IM3

IM2

IM1

IM0

After reset (FFFF)H

IM13/0 : INTERRUPT MASK 0/7

When IM0 = 1, HDLC bit is masked.

When IM1 =1, C/IRX bit is masked.

When IM2 = 1, MRX bit is masked.

When IM3 = 1, MTX bit is masked.

When IM4 = 1, ICOV bit is masked

When IM5 = 1, RxFWAR bit is masked.

When IM6 = 1, RxFOV bit is masked.

When IM7 = 1, TxFWAR bit is masked.

When IM8 = 1, TxFOV bit is masked.

When IM9 = 1, INTFWAR bit is masked.

When IM10 = 1, INTFOV bit is masked.

When IM11 = 1, TIM bit is masked.

When IM12 = 1, PRSR bit is masked.

When IM13 = 1, SFCO bit is masked.

VIII.31 - Time Register - TIMR (3C)H

bit15

bit8

bit7

bit 0

MS9

MS8

MS7

MS6

MS5

MS4

MS3

MS2

MS1

MS0

MM1

MM0

0 to 5s

0 to 999ms

0 to

3x0.25ms

After reset (0800)H id 512ms

This programmable register indicates the time at the end of which the Watch Dog delivers logic ”1” on the

pin WDO (which is an output) but only if the microprocessor does not reset the counter assigned (with the

help of WDR bit of IDCR Identification and Dynamic Command Register) during the time defined by the

Timer Register.

The Timer Register and its counter can be used as a time base by the microprocessor. An interrupt (TIM)

is generated at each period defined by the Timer Register if the microprocessor does not reset the counter

with the help of WDR (bit of IDCR).

When TSV=1{Time Stamping Validated (GCR)} this programmable register is not used.

VIII.32 - Test Register - TR (3E)H

bit15

bit8

bit7

bit 0

T15/0 : Test bits 0/15

These bits are reserved for the test of the circuit in production

VIII - INTERNAL REGISTERS (continued)

STLC5464

74/83

STLC5464 Datasheet(PDF) 74 Page - STMicroelectronics

STLC5464 Datasheet(HTML) 74 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83

Datasheet Descarga

Enlace URL